mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-28 16:05:50 +00:00
Code Activity
No description
364 commits 7 branches 27 tags 1.3 MiB
Find a file
Jannis Harder 4ef02d2c5c Regression test for smtbmc --unroll --noincr
2022-06-13 13:36:42 +02:00
.github/workflows tests: Fail on CI when any required tool is missing 2022-06-02 16:38:21 +02:00
docs update install instructions for btorsim 2022-06-01 16:51:28 +02:00
extern Fixed names and links 2021-10-31 14:42:39 +01:00
sbysrc Suggest -f when the workdir already exists 2022-05-30 16:18:37 +02:00
tests Regression test for smtbmc --unroll --noincr 2022-06-13 13:36:42 +02:00
.gitignore Add aiger engine 2017-02-19 23:53:01 +01:00
.readthedocs.yaml update docs theme 2021-11-26 20:34:55 +01:00
COPYING Fixed names and links 2021-10-31 14:42:39 +01:00
Makefile Check for the tabby/oss cad suite before running make ci checks 2022-05-30 15:52:30 +02:00
README.md mention tabby+oss cad suite in readme 2022-01-04 16:32:59 +01:00

README.md

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See https://yosyshq.readthedocs.io/projects/sby/ for documentation on how to use SymbiYosys.

SymbiYosys (sby) itself is licensed under the ISC license, note that the solvers and other components used by SymbiYosys come with their own license terms. There is some more details in the "Selecting the right engine" section of the documentation.

SymbiYosys (sby) is part of the Tabby CAD Suite and the OSS CAD Suite! The easiest way to use sby is to install the binary software suite, which contains all required dependencies, including all supported solvers.

Make sure to get a Tabby CAD Suite Evaluation License for extensive SystemVerilog Assertion (SVA) support, as well as industry-grade SystemVerilog and VHDL parsers!

For more information about the difference between Tabby CAD Suite and the OSS CAD Suite, please visit https://www.yosyshq.com/tabby-cad-datasheet.