mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-05 22:14:08 +00:00
Code Activity
175 commits 7 branches 26 tags 1.3 MiB
Python 84.7%
Rust 11.2%
Makefile 1.7%
Verilog 1.1%
SystemVerilog 0.9%
Other 0.4%
Find a file
Clifford Wolf 4b6bb4e418 Cleanup some command line option oddities 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-06-27 14:06:47 +02:00
docs Add docs/examples/abstract/.gitignore 2019-06-18 10:31:55 +02:00
extern Install launcher executable when running on Windows. 2019-03-12 14:29:08 -04:00
sbysrc Cleanup some command line option oddities 2019-06-27 14:06:47 +02:00
.gitignore Add aiger engine 2017-02-19 23:53:01 +01:00
COPYING Adding top level COPYING file. 2019-04-11 15:32:32 -07:00
Makefile Install launcher executable when running on Windows. 2019-03-12 14:29:08 -04:00
README.md Adding license info to the top level README file too. 2019-04-11 15:36:19 -07:00

README.md

SymbiYosys (sby) is a front-end driver program for Yosys-based formal hardware verification flows. See http://symbiyosys.readthedocs.io/ for documentation on how to use SymbiYosys.

Many example designs using SymbiYosys have been published on the ZipCPU blog. Please consider browsing the formal verification page of the ZipCPU blog for examples and commentary.

SymbiYosys (sby) itself is licensed under the ISC license, note that the solvers and other components used by SymbiYosys come with their own license terms. There is some more details in the "Selecting the right engine" section of the documentation.