mirror of
https://github.com/YosysHQ/sby.git
synced 2025-04-05 22:14:08 +00:00
Improve documentation
This commit is contained in:
parent
1a574ce24a
commit
f358cca5a1
|
@ -7,16 +7,14 @@ hardware verification flows. SymbiYosys provides flows for the following
|
|||
formal tasks:
|
||||
|
||||
* Bounded verification of safety properties (assertions)
|
||||
* *Unbounded verification of safety properties*
|
||||
* *Generation of test benches from cover statements*
|
||||
* *Verification of liveness properties*
|
||||
* *Formal equivalence checking*
|
||||
* Unbounded verification of safety properties [TBD]
|
||||
* Generation of test benches from cover statements [TBD]
|
||||
* Verification of liveness properties [TBD]
|
||||
* Formal equivalence checking [TBD]
|
||||
|
||||
(Italic items are features under construction and not available
|
||||
(Items marked [TBD] are features under construction and not available
|
||||
at the moment.)
|
||||
|
||||
Contents:
|
||||
|
||||
.. toctree::
|
||||
:maxdepth: 2
|
||||
|
||||
|
|
Loading…
Reference in a new issue