mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-07-18 04:26:44 +00:00
Code Activity

Update examples

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-06-29 19:32:03 +02:00
parent 2fa29974dd
commit c5e5f5dcbb
9 changed files with 51 additions and 46 deletions
Download patch file Download diff file Expand all files Collapse all files

4
docs/examples/puzzles/primegen.sby
View file

@ -12,10 +12,10 @@ primes_fail: expect fail
smtbmc --dumpsmt2 --progress --stbv z3
[script]
read_verilog -formal primegen.v
read -formal primegen.sv
primes_fail: chparam -set offset 7 primes
primegen: prep -top primegen
~primegen: prep -top primes
[files]
primegen.v
primegen.sv