mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-07-17 20:16:42 +00:00
Code Activity

Update examples

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-06-29 19:32:03 +02:00
parent 2fa29974dd
commit c5e5f5dcbb
9 changed files with 51 additions and 46 deletions
Download patch file Download diff file Expand all files Collapse all files

4
docs/examples/multiclk/dpmem.sby
View file

@ -7,8 +7,8 @@ multiclock on
smtbmc
[script]
read_verilog -sv -formal dpmem.sv
prep -nordff -top top
read -formal dpmem.sv
prep -top top
chformal -early -assume
[files]