mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-12-01 19:19:07 +00:00
Code Activity

Fix typo on anyconst attribute in verilog.rst

Browse source
This commit is contained in:
Gus Smith 2025-11-24 14:45:32 -08:00 • committed by GitHub
parent 87825b8b50
commit af160ada0f
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/verilog.rst
View file

@ -167,7 +167,7 @@ time, as in
.. code-block:: systemverilog
(* anyconst ) reg some_value;
(* anyconst *) reg some_value;
The ``(* anyconst *)`` attribute will create a solver chosen constant.
It is often used when verifying memories: the proof allows the solver to