mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-23 05:15:30 +00:00
Code Activity

update rIC3 backend

Browse source 
Signed-off-by: Yuheng Su <gipsyh.icu@gmail.com>
This commit is contained in:
Yuheng Su 2024-12-17 04:41:58 +00:00
parent daf4e4cb39
commit 8da7174b16
3 changed files with 5 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
sbysrc/sby_engine_aiger.py
View file

@ -50,7 +50,7 @@ def run(mode, task, engine_idx, engine):
elif solver_args[0] == "rIC3":
if mode != "prove":
task.error("The aiger solver 'rIC3' is only supported in prove mode.")
solver_cmd = " ".join([task.exe_paths["rIC3"], "-v0", "--sby"] + solver_args[1:])
solver_cmd = " ".join([task.exe_paths["rIC3"], "--witness"] + solver_args[1:])
elif solver_args[0] == "aigbmc":
if mode != "bmc":