mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-08-09 23:00:53 +00:00
Code Activity

update rIC3 backend

Browse source 
Signed-off-by: Yuheng Su <gipsyh.icu@gmail.com>
This commit is contained in:
Yuheng Su 2024-12-17 04:41:58 +00:00
parent daf4e4cb39
commit 8da7174b16
3 changed files with 5 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/examples/demos/up_down_counter.sby
View file

@ -1,7 +1,6 @@
[tasks]
suprove
avy
rIC3
[options]
mode prove
@ -9,7 +8,6 @@ mode prove
[engines]
suprove: aiger suprove
avy: aiger avy
rIC3: aiger rIC3
[script]
read_verilog -formal demo.v