mirrors/sby
3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-05 22:14:08 +00:00
Code Activity

Fix syntax errors

Browse source
This commit is contained in:
Miodrag Milanovic 2021-01-26 09:09:43 +01:00
parent 091222b87f
commit 605db98382
1 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
sbysrc/demo3.sby
View file

@ -14,9 +14,9 @@ module top (
input clk,
input [7:0] addr,
input [7:0] wdata,
output [7:0] rdata,
output [7:0] rdata
);
const rand reg [7:0] test_addr;
rand const reg [7:0] test_addr;
reg [7:0] test_data;
reg test_valid = 0;
@ -42,7 +42,7 @@ module memory (
input clk,
input [7:0] addr,
input [7:0] wdata,
output [7:0] rdata,
output [7:0] rdata
);
reg [7:0] mem [0:255];