3
0
Fork 0
mirror of https://github.com/YosysHQ/sby.git synced 2025-04-22 21:05:30 +00:00

avoid erroring out when coarse-grain logic loops can be resolved by mapping to fine grain operators

This commit is contained in:
N. Engelhardt 2022-07-19 18:34:43 +02:00 committed by N. Engelhardt
parent b4dd638311
commit 3ff2c9affc
2 changed files with 24 additions and 0 deletions

View file

@ -567,6 +567,7 @@ class SbyTask(SbyConfig):
os.makedirs(f"{self.workdir}/model")
def print_common_prep(check):
print("scc -select; simplemap; select -clear", file=f)
if self.opt_multiclock:
print("clk2fflogic", file=f)
else: