link to register renaming page
All checks were successful
Deploy / deploy (push) Successful in 47s

This commit is contained in:
Jacob Lifshay 2024-09-13 13:42:23 -07:00
parent 3bd126fb1f
commit bdeb157cdb
Signed by: programmerjake
SSH key fingerprint: SHA256:B1iRVvUJkvd7upMIiMqn6OyxvD2SgJkAH3ZnUOj6z+c
2 changed files with 6 additions and 2 deletions

View file

@ -23,4 +23,4 @@ Because each Unit doesn't necessarily have enough output registers to hold all I
All Units' Output Registers are actually stored distributed in duplicated register files positioned at the beginning of every Unit's pipeline, this allows for faster reads from Units' Output Registers, as well as allowing register files to be more optimal for FPGAs since FPGAs tend to only support at most 2-port register files.
![](distributed_registers.dia.svg)
![](distributed_registers.dia.svg)