This website requires JavaScript.
Explore
Help
Register
Sign in
libre-chip
/
fayalite
Watch
3
Star
0
Fork
You've already forked fayalite
3
Code
Issues
1
Pull requests
Projects
Releases
Packages
Wiki
Activity
Actions
implement simulation of extern modules
#26
Merged
programmerjake
merged 5 commits from
programmerjake/fayalite:sim-extern-module
into
master
2025-03-26 02:02:54 +00:00
Conversation
0
Commits
5
Files changed
26
+6771
-6962
5 commits
Author
SHA1
Message
Date
Jacob Lifshay
fdc73b5f3b
add ripple counter test to test simulating alternating circuits and extern modules
All checks were successful
/ deps (pull_request)
Successful in 15s
Details
/ test (pull_request)
Successful in 4m19s
Details
/ deps (push)
Successful in 12s
Details
/ test (push)
Successful in 4m26s
Details
2025-03-25 18:56:26 -07:00
Jacob Lifshay
a115585d5a
simulator: allow external module generators to wait for value changes and/or clock edges
All checks were successful
/ deps (pull_request)
Successful in 16s
Details
/ test (pull_request)
Successful in 4m2s
Details
2025-03-25 18:26:48 -07:00
Jacob Lifshay
ab9ff4f2db
simplify setting an extern module simulation
All checks were successful
/ deps (pull_request)
Successful in 12m46s
Details
/ test (pull_request)
Successful in 4m8s
Details
2025-03-21 17:08:29 -07:00
Jacob Lifshay
d1bd176b28
implement simulation of extern modules
All checks were successful
/ deps (pull_request)
Successful in 11m39s
Details
/ test (pull_request)
Successful in 3m55s
Details
2025-03-21 01:47:14 -07:00
Jacob Lifshay
920d8d875f
add some missing #[track_caller]
2025-03-19 17:10:51 -07:00