diff --git a/.forgejo/workflows/test.yml b/.forgejo/workflows/test.yml index b7b1924..001168f 100644 --- a/.forgejo/workflows/test.yml +++ b/.forgejo/workflows/test.yml @@ -16,9 +16,6 @@ jobs: - uses: https://git.libre-chip.org/mirrors/rust-cache@v2 with: save-if: ${{ github.ref == 'refs/heads/master' }} - - run: rustup override set 1.93.0 - - run: rustup component add rust-src - - run: make -C rocq-demo - run: cargo test - run: cargo build --tests --features=unstable-doc - run: cargo test --doc --features=unstable-doc diff --git a/Cargo.lock b/Cargo.lock index 9177305..be5f3bc 100644 --- a/Cargo.lock +++ b/Cargo.lock @@ -319,12 +319,10 @@ dependencies = [ "jobslot", "num-bigint", "num-traits", - "once_cell", "ordered-float", "petgraph", "serde", "serde_json", - "sha2", "tempfile", "trybuild", "vec_map", @@ -523,9 +521,9 @@ dependencies = [ [[package]] name = "once_cell" -version = "1.21.3" +version = "1.19.0" source = "registry+https://github.com/rust-lang/crates.io-index" -checksum = "42f5e15c9953c5e4ccceeb2e7382a716482c34515315f7b03532b8b4e8393d2d" +checksum = "3fdb12b2476b595f9358c5161aa467c2438859caa136dec86c26fdd2efe17b92" [[package]] name = "ordered-float" diff --git a/Cargo.toml b/Cargo.toml index 504d90f..2380ea7 100644 --- a/Cargo.toml +++ b/Cargo.toml @@ -11,7 +11,7 @@ edition = "2024" repository = "https://git.libre-chip.org/libre-chip/fayalite" keywords = ["hdl", "hardware", "semiconductors", "firrtl", "fpga"] categories = ["simulation", "development-tools", "compilers"] -rust-version = "1.93.0" +rust-version = "1.89.0" [workspace.dependencies] fayalite-proc-macros = { version = "=0.3.0", path = "crates/fayalite-proc-macros" } @@ -30,7 +30,6 @@ indexmap = { version = "2.5.0", features = ["serde"] } jobslot = "0.2.23" num-bigint = "0.4.6" num-traits = "0.2.16" -once_cell = "1.21.3" ordered-float = { version = "5.1.0", features = ["serde"] } petgraph = "0.8.1" prettyplease = "0.2.20" diff --git a/crates/fayalite-proc-macros-impl/src/hdl_enum.rs b/crates/fayalite-proc-macros-impl/src/hdl_enum.rs index ae0f8f4..90838f0 100644 --- a/crates/fayalite-proc-macros-impl/src/hdl_enum.rs +++ b/crates/fayalite-proc-macros-impl/src/hdl_enum.rs @@ -888,7 +888,6 @@ impl ToTokens for ParsedEnum { #(#sim_value_from_opaque_match_arms)* } } - #[allow(irrefutable_let_patterns)] fn sim_value_clone_from_opaque( &self, value: &mut ::SimValue, diff --git a/crates/fayalite/Cargo.toml b/crates/fayalite/Cargo.toml index 1743add..fdf1c87 100644 --- a/crates/fayalite/Cargo.toml +++ b/crates/fayalite/Cargo.toml @@ -26,12 +26,10 @@ hashbrown.workspace = true jobslot.workspace = true num-bigint.workspace = true num-traits.workspace = true -once_cell.workspace = true ordered-float.workspace = true petgraph.workspace = true serde_json.workspace = true serde.workspace = true -sha2.workspace = true tempfile.workspace = true vec_map.workspace = true which.workspace = true diff --git a/crates/fayalite/src/array.rs b/crates/fayalite/src/array.rs index 6ca6809..4e2b223 100644 --- a/crates/fayalite/src/array.rs +++ b/crates/fayalite/src/array.rs @@ -109,42 +109,14 @@ impl Default for ArrayType { } } -struct MakeType(Interned); - -impl From> for Interned { - fn from(value: MakeType) -> Self { - value.0 - } -} - -impl Default for MakeType { - fn default() -> Self { - Self(T::TYPE.intern_sized()) - } -} - -struct MakeMaskType(Interned); - -impl From> for Interned { - fn from(value: MakeMaskType) -> Self { - value.0 - } -} - -impl Default for MakeMaskType { - fn default() -> Self { - Self(T::MASK_TYPE.intern_sized()) - } -} - impl StaticType for ArrayType { const TYPE: Self = Self { - element: LazyInterned::new_const::>(), + element: LazyInterned::new_lazy(&|| T::TYPE.intern_sized()), len: Len::SIZE, type_properties: Self::TYPE_PROPERTIES, }; const MASK_TYPE: Self::MaskType = ArrayType:: { - element: LazyInterned::new_const::>(), + element: LazyInterned::new_lazy(&|| T::MASK_TYPE.intern_sized()), len: Len::SIZE, type_properties: Self::MASK_TYPE_PROPERTIES, }; diff --git a/crates/fayalite/src/expr/ops.rs b/crates/fayalite/src/expr/ops.rs index f4cfebd..b8ef4f7 100644 --- a/crates/fayalite/src/expr/ops.rs +++ b/crates/fayalite/src/expr/ops.rs @@ -579,8 +579,6 @@ macro_rules! make_impls { (#[kind(i64)] $($rest:tt)*) => {make_impls! { #[type([][] (i64))] $($rest)* }}; (#[kind(i128)] $($rest:tt)*) => {make_impls! { #[type([][] (i128))] $($rest)* }}; } - -#[cfg(test)] pub(crate) use make_impls; #[cfg(test)] diff --git a/crates/fayalite/src/int.rs b/crates/fayalite/src/int.rs index c461306..2d1f6d2 100644 --- a/crates/fayalite/src/int.rs +++ b/crates/fayalite/src/int.rs @@ -10,7 +10,7 @@ use crate::{ value_category::ValueCategoryValue, }, hdl, - intern::{Intern, Interned, Memoize, OnceInterned}, + intern::{Intern, Interned, Memoize}, sim::value::{SimValue, ToSimValueWithType}, source_location::SourceLocation, ty::{ @@ -65,21 +65,14 @@ pub type DynSize = ConstUsize; trait KnownSizeBaseSealed {} -impl KnownSizeBaseSealed for ConstUsize {} +impl KnownSizeBaseSealed for [(); N] {} #[expect(private_bounds)] -pub trait KnownSizeBase: KnownSizeBaseSealed + GetInternedIntCaches {} +pub trait KnownSizeBase: KnownSizeBaseSealed {} macro_rules! impl_known_size_base { ($($size:literal),* $(,)?) => { - $(impl KnownSizeBase for ConstUsize<$size> {})* - $(impl GetInternedIntCaches for ConstUsize<$size> { - #[inline(always)] - fn get_interned_int_caches() -> &'static InternedIntCaches { - static CACHES: InternedIntCaches> = InternedIntCaches::new(); - &CACHES - } - })* + $(impl KnownSizeBase for [(); $size] {})* }; } @@ -120,34 +113,12 @@ impl_known_size_base! { 0x200, } -trait GetInternedIntCaches { - fn get_interned_int_caches() -> &'static InternedIntCaches - where - Self: KnownSize; -} - -struct InternedIntCaches { - uint: OnceInterned>, - sint: OnceInterned>, -} - -impl InternedIntCaches { - const fn new() -> Self { - Self { - uint: OnceInterned::new(), - sint: OnceInterned::new(), - } - } -} - -#[expect(private_bounds)] pub trait KnownSize: GenericConstUsize + sealed::SizeTypeSealed + sealed::SizeSealed + Default + FillInDefaultedGenerics - + GetInternedIntCaches { const SIZE: Self; type ArrayMatch: AsRef<[Expr]> @@ -177,7 +148,7 @@ pub trait KnownSize: impl KnownSize for ConstUsize where - ConstUsize: KnownSizeBase, + [(); N]: KnownSizeBase, { const SIZE: Self = Self; type ArrayMatch = [Expr; N]; @@ -250,10 +221,6 @@ pub trait Size: fn from_usize(v: usize) -> Self::SizeType { Self::try_from_usize(v).expect("wrong size") } - #[doc(hidden)] - fn interned_uint(size_type: Self::SizeType) -> Interned>; - #[doc(hidden)] - fn interned_sint(size_type: Self::SizeType) -> Interned>; } impl sealed::SizeTypeSealed for usize {} @@ -262,8 +229,6 @@ impl SizeType for usize { type Size = DynSize; } -const MAX_CACHED_INT_WIDTH: usize = 1 << 10; - impl Size for DynSize { type ArrayMatch = Box<[Expr]>; type ArraySimValue = Box<[SimValue]>; @@ -277,36 +242,6 @@ impl Size for DynSize { fn try_from_usize(v: usize) -> Option { Some(v) } - - #[doc(hidden)] - fn interned_uint(size_type: Self::SizeType) -> Interned> { - static CACHED: [OnceInterned; MAX_CACHED_INT_WIDTH] = - [const { OnceInterned::new() }; _]; - #[cold] - fn intern_cold(width: usize) -> Interned { - Intern::intern_sized(UInt::new(width)) - } - if let Some(cached) = CACHED.get(size_type) { - cached.get_or_init(|| intern_cold(size_type)) - } else { - intern_cold(size_type) - } - } - - #[doc(hidden)] - fn interned_sint(size_type: Self::SizeType) -> Interned> { - static CACHED: [OnceInterned; MAX_CACHED_INT_WIDTH] = - [const { OnceInterned::new() }; _]; - #[cold] - fn intern_cold(width: usize) -> Interned { - Intern::intern_sized(SInt::new(width)) - } - if let Some(cached) = CACHED.get(size_type) { - cached.get_or_init(|| intern_cold(size_type)) - } else { - intern_cold(size_type) - } - } } impl sealed::SizeSealed for ConstUsize {} @@ -332,20 +267,6 @@ impl Size for T { fn try_from_usize(v: usize) -> Option { if v == T::VALUE { Some(T::SIZE) } else { None } } - - #[doc(hidden)] - fn interned_uint(_size_type: Self::SizeType) -> Interned> { - T::get_interned_int_caches() - .uint - .get_or_init(|| UIntType::new_static().intern_sized()) - } - - #[doc(hidden)] - fn interned_sint(_size_type: Self::SizeType) -> Interned> { - T::get_interned_int_caches() - .sint - .get_or_init(|| SIntType::new_static().intern_sized()) - } } #[derive(Clone, PartialEq, Eq, Debug)] @@ -665,7 +586,7 @@ macro_rules! impl_valueless_op_forward { } macro_rules! impl_int { - ($pretty_name:ident, $name:ident, $generic_name:ident, $value:ident, $SIGNED:literal, $interned_int:ident) => { + ($pretty_name:ident, $name:ident, $generic_name:ident, $value:ident, $SIGNED:literal) => { #[derive(Copy, Clone, PartialEq, Eq, Hash)] #[repr(transparent)] pub struct $name { @@ -1082,7 +1003,7 @@ macro_rules! impl_int { type Output = $name; fn index(&self, width: Width) -> &Self::Output { - Interned::into_inner(Width::Size::$interned_int(width)) + Interned::into_inner(Intern::intern_sized($name::new(width))) } } @@ -1263,22 +1184,8 @@ macro_rules! impl_int { }; } -impl_int!( - UInt, - UIntType, - UIntWithoutGenerics, - UIntValue, - false, - interned_uint -); -impl_int!( - SInt, - SIntType, - SIntWithoutGenerics, - SIntValue, - true, - interned_sint -); +impl_int!(UInt, UIntType, UIntWithoutGenerics, UIntValue, false); +impl_int!(SInt, SIntType, SIntWithoutGenerics, SIntValue, true); impl UInt { /// gets the smallest `UInt` that fits `v` losslessly diff --git a/crates/fayalite/src/intern.rs b/crates/fayalite/src/intern.rs index b78aa59..b68140b 100644 --- a/crates/fayalite/src/intern.rs +++ b/crates/fayalite/src/intern.rs @@ -4,191 +4,68 @@ use crate::{intern::type_map::TypeIdMap, util::DefaultBuildHasher}; use bitvec::{ptr::BitPtr, slice::BitSlice, vec::BitVec}; use hashbrown::HashTable; -use once_cell::race::OnceRef; use serde::{Deserialize, Serialize}; use std::{ any::{Any, TypeId}, borrow::{Borrow, Cow}, - cell::RefCell, cmp::Ordering, ffi::{OsStr, OsString}, fmt, hash::{BuildHasher, Hash, Hasher}, iter::FusedIterator, + marker::PhantomData, ops::Deref, path::{Path, PathBuf}, - sync::RwLock, + sync::{Mutex, RwLock}, }; -mod interner; mod type_map; -/// invariant: T must be zero-sized, `type_id` is unique for every possible T value. -struct LazyInternedLazyInner { - type_id: TypeId, - value: T, +pub trait LazyInternedTrait: Send + Sync + Any { + fn get(&self) -> Interned; } -impl Hash for LazyInternedLazyInner { - fn hash(&self, state: &mut H) { - let Self { type_id, value: _ } = self; - type_id.hash(state); +impl Interned + Send + Sync + Any> + LazyInternedTrait for F +{ + fn get(&self) -> Interned { + self() } } -impl PartialEq for LazyInternedLazyInner { - fn eq(&self, other: &Self) -> bool { - let Self { type_id, value: _ } = self; - *type_id == other.type_id - } -} +#[repr(transparent)] +pub struct LazyInternedFn(pub &'static dyn LazyInternedTrait); -impl Eq for LazyInternedLazyInner {} +impl Copy for LazyInternedFn {} -impl fmt::Debug for LazyInternedLazyInner { - fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result { - f.debug_struct("LazyInternedLazyInner") - .finish_non_exhaustive() - } -} - -impl LazyInternedLazyInner { - const fn new(value: T) -> Self - where - T: Sized, - { - const { assert!(size_of::() == 0) }; - Self { - type_id: TypeId::of::(), - value, - } - } -} - -pub struct LazyInternedLazy( - &'static LazyInternedLazyInner Interned + Send + Sync>, -); - -impl LazyInternedLazy { - pub const fn new_const>>() -> Self { - Self(&const { LazyInternedLazyInner::new(|| V::default().into()) }) - } - pub const fn new_const_default() -> Self - where - Interned: Default, - { - Self::new_const::>() - } - pub fn interned(self) -> Interned { - struct Map(hashbrown::HashTable<(TypeId, &'static (dyn Any + Send + Sync))>); - impl Map { - const EMPTY: Self = Self(hashbrown::HashTable::new()); - fn get( - &self, - lazy_interned_lazy: LazyInternedLazy, - hash: u64, - ) -> Option<&'static Interned> { - let &(_, v) = self.0.find(hash, |v| v.0 == lazy_interned_lazy.0.type_id)?; - let Some(retval) = v.downcast_ref::>() else { - unreachable!(); - }; - Some(retval) - } - fn get_or_insert( - &mut self, - lazy_interned_lazy: LazyInternedLazy, - hash: u64, - v: &'static Interned, - ) -> &'static Interned { - let entry = self - .0 - .entry( - hash, - |&(k, _)| k == lazy_interned_lazy.0.type_id, - |&(k, _)| type_map::TypeIdBuildHasher.hash_one(k), - ) - .or_insert_with(|| (lazy_interned_lazy.0.type_id, v)); - let &(_, v) = entry.get(); - let Some(retval) = v.downcast_ref::>() else { - unreachable!(); - }; - retval - } - } - static GLOBAL_CACHE: RwLock = RwLock::new(Map::EMPTY); - #[cold] - fn insert_in_thread_local_cache( - cache: &RefCell, - this: LazyInternedLazy, - hash: u64, - ) -> Interned { - let read_lock = GLOBAL_CACHE.read().unwrap(); - let v = read_lock.get(this, hash); - drop(read_lock); - let v = v.unwrap_or_else(|| { - let v = Box::leak(Box::new((this.0.value)())); - GLOBAL_CACHE.write().unwrap().get_or_insert(this, hash, v) - }); - *cache.borrow_mut().get_or_insert(this, hash, v) - } - thread_local! { - static THREAD_LOCAL_CACHE: RefCell = const { RefCell::new(Map::EMPTY) }; - } - let hash = type_map::TypeIdBuildHasher.hash_one(self.0.type_id); - THREAD_LOCAL_CACHE.with(|cache| { - let borrow = cache.borrow(); - if let Some(v) = borrow.get(self, hash) { - *v - } else { - drop(borrow); - insert_in_thread_local_cache(cache, self, hash) - } - }) - } -} - -impl Copy for LazyInternedLazy {} - -impl Clone for LazyInternedLazy { +impl Clone for LazyInternedFn { fn clone(&self) -> Self { *self } } -impl Hash for LazyInternedLazy { +impl Hash for LazyInternedFn { fn hash(&self, state: &mut H) { - self.0.hash(state); + self.0.get_ptr_eq_with_type_id().hash(state); } } -impl Eq for LazyInternedLazy {} +impl Eq for LazyInternedFn {} -impl PartialEq for LazyInternedLazy { +impl PartialEq for LazyInternedFn { fn eq(&self, other: &Self) -> bool { - self.0 == other.0 + self.0.get_ptr_eq_with_type_id() == other.0.get_ptr_eq_with_type_id() } } pub enum LazyInterned { Interned(Interned), - Lazy(LazyInternedLazy), + Lazy(LazyInternedFn), } impl LazyInterned { - pub const fn new_const>>() -> Self { - Self::Lazy(LazyInternedLazy::new_const::()) - } - pub const fn new_const_default() -> Self - where - Interned: Default, - { - Self::new_const::>() - } - pub fn interned(self) -> Interned { - match self { - Self::Interned(retval) => retval, - Self::Lazy(retval) => retval.interned(), - } + pub const fn new_lazy(v: &'static dyn LazyInternedTrait) -> Self { + Self::Lazy(LazyInternedFn(v)) } } @@ -200,7 +77,7 @@ impl Clone for LazyInterned { impl Copy for LazyInterned {} -impl Deref for LazyInterned { +impl Deref for LazyInterned { type Target = T; fn deref(&self) -> &Self::Target { @@ -208,9 +85,9 @@ impl Deref for LazyInterned { } } -impl Eq for LazyInterned where Interned: Eq {} +impl Eq for LazyInterned where Interned: Eq {} -impl PartialEq for LazyInterned +impl PartialEq for LazyInterned where Interned: PartialEq, { @@ -219,7 +96,7 @@ where } } -impl Ord for LazyInterned +impl Ord for LazyInterned where Interned: Ord, { @@ -228,7 +105,7 @@ where } } -impl PartialOrd for LazyInterned +impl PartialOrd for LazyInterned where Interned: PartialOrd, { @@ -237,7 +114,7 @@ where } } -impl Hash for LazyInterned +impl Hash for LazyInterned where Interned: Hash, { @@ -246,6 +123,77 @@ where } } +impl LazyInterned { + pub fn interned(self) -> Interned + where + T: Intern, + { + struct MemoizeInterned(PhantomData); + + impl Hash for MemoizeInterned { + fn hash(&self, _state: &mut H) {} + } + + impl PartialEq for MemoizeInterned { + fn eq(&self, _other: &Self) -> bool { + true + } + } + + impl Eq for MemoizeInterned {} + + impl Clone for MemoizeInterned { + fn clone(&self) -> Self { + *self + } + } + + impl Copy for MemoizeInterned {} + + impl MemoizeGeneric for MemoizeInterned { + type InputRef<'a> = LazyInternedFn; + + type InputOwned = LazyInternedFn; + + type InputCow<'a> = LazyInternedFn; + + type Output = Interned; + + fn input_eq(a: Self::InputRef<'_>, b: Self::InputRef<'_>) -> bool { + a == b + } + + fn input_borrow(input: &Self::InputOwned) -> Self::InputRef<'_> { + *input + } + + fn input_cow_into_owned(input: Self::InputCow<'_>) -> Self::InputOwned { + input + } + + fn input_cow_borrow<'a>(input: &'a Self::InputCow<'_>) -> Self::InputRef<'a> { + *input + } + + fn input_cow_from_owned<'a>(input: Self::InputOwned) -> Self::InputCow<'a> { + input + } + + fn input_cow_from_ref(input: Self::InputRef<'_>) -> Self::InputCow<'_> { + input + } + + fn inner(self, input: Self::InputRef<'_>) -> Self::Output { + input.0.get() + } + } + match self { + Self::Interned(retval) => retval, + Self::Lazy(retval) => MemoizeInterned(PhantomData).get(retval), + } + } +} + pub trait InternedCompare { type InternedCompareKey: Ord + Hash; fn interned_compare_key_ref(this: &Self) -> Self::InternedCompareKey; @@ -645,6 +593,71 @@ impl From> for Cow<'_, } } +struct InternerState { + table: HashTable<&'static T>, + hasher: DefaultBuildHasher, +} + +pub struct Interner { + state: Mutex>, +} + +impl Interner { + fn get() -> &'static Interner { + static TYPE_ID_MAP: TypeIdMap = TypeIdMap::new(); + TYPE_ID_MAP.get_or_insert_default() + } +} + +impl Default for Interner { + fn default() -> Self { + Self { + state: Mutex::new(InternerState { + table: HashTable::new(), + hasher: Default::default(), + }), + } + } +} + +impl Interner { + fn intern) -> &'static T>( + &self, + alloc: F, + value: Cow<'_, T>, + ) -> Interned { + let mut state = self.state.lock().unwrap(); + let InternerState { table, hasher } = &mut *state; + let inner = *table + .entry( + hasher.hash_one(&*value), + |k| **k == *value, + |k| hasher.hash_one(&**k), + ) + .or_insert_with(|| alloc(value)) + .get(); + Interned { inner } + } +} + +impl Interner { + fn intern_sized(&self, value: Cow<'_, T>) -> Interned { + self.intern(|value| Box::leak(Box::new(value.into_owned())), value) + } +} + +impl Interner<[T]> { + fn intern_slice(&self, value: Cow<'_, [T]>) -> Interned<[T]> { + self.intern(|value| value.into_owned().leak(), value) + } +} + +impl Interner { + fn intern_bit_slice(&self, value: Cow<'_, BitSlice>) -> Interned { + self.intern(|value| value.into_owned().leak(), value) + } +} + pub struct Interned { inner: &'static T, } @@ -964,7 +977,7 @@ impl Intern for T { where Self: ToOwned, { - interner::Interner::get().intern_sized(this) + Interner::get().intern_sized(this) } } @@ -984,7 +997,7 @@ impl Intern for [T] { where Self: ToOwned, { - interner::Interner::get().intern_slice(this) + Interner::get().intern_slice(this) } } @@ -1004,7 +1017,7 @@ impl Intern for BitSlice { where Self: ToOwned, { - interner::Interner::get().intern_bit_slice(this) + Interner::get().intern_bit_slice(this) } } @@ -1022,17 +1035,10 @@ pub trait MemoizeGeneric: 'static + Send + Sync + Hash + Eq + Copy { fn inner(self, input: Self::InputRef<'_>) -> Self::Output; fn get_cow(self, input: Self::InputCow<'_>) -> Self::Output { static TYPE_ID_MAP: TypeIdMap = TypeIdMap::new(); - thread_local! { - static TYPE_ID_MAP_CACHE: TypeIdMap = const { TypeIdMap::new() }; - } let map: &RwLock<( DefaultBuildHasher, HashTable<(Self, Self::InputOwned, Self::Output)>, - )> = TYPE_ID_MAP_CACHE.with(|cache| { - cache.get_or_insert_with(|| { - TYPE_ID_MAP.get_or_insert_with(|| Box::leak(Default::default())) - }) - }); + )> = TYPE_ID_MAP.get_or_insert_default(); fn hash_eq_key<'a, 'b, T: MemoizeGeneric>( this: &'a T, input: T::InputRef<'b>, @@ -1134,35 +1140,3 @@ pub trait Memoize: 'static + Send + Sync + Hash + Eq + Copy { self.get_cow(Cow::Borrowed(input)) } } - -/// like `once_cell::race::OnceBox` but for `Interned` instead of `Box` -pub struct OnceInterned(OnceRef<'static, T>); - -impl fmt::Debug for OnceInterned { - fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result { - f.debug_tuple("OnceInterned").field(&self.get()).finish() - } -} - -impl Default for OnceInterned { - fn default() -> Self { - Self::new() - } -} - -impl OnceInterned { - pub const fn new() -> Self { - Self(OnceRef::new()) - } - pub fn set(&self, v: Interned) -> Result<(), ()> { - self.0.set(v.inner) - } - pub fn get(&self) -> Option> { - self.0.get().map(|inner| Interned { inner }) - } - pub fn get_or_init Interned>(&self, f: F) -> Interned { - Interned { - inner: self.0.get_or_init(|| f().inner), - } - } -} diff --git a/crates/fayalite/src/intern/interner.rs b/crates/fayalite/src/intern/interner.rs deleted file mode 100644 index 4e35636..0000000 --- a/crates/fayalite/src/intern/interner.rs +++ /dev/null @@ -1,117 +0,0 @@ -// SPDX-License-Identifier: LGPL-3.0-or-later -// See Notices.txt for copyright information - -use crate::{ - intern::{Interned, type_map::TypeIdMap}, - util::DefaultBuildHasher, -}; -use bitvec::slice::BitSlice; -use hashbrown::HashTable; -use std::{ - borrow::Cow, - hash::{BuildHasher, Hash}, - sync::RwLock, -}; - -struct InternerShard { - table: HashTable<&'static T>, -} - -const LOG2_SHARD_COUNT: u32 = 6; - -fn shard_index_from_hash(hash: u64) -> usize { - // number of bits used for hashbrown's Tag - const HASH_BROWN_TAG_BITS: u32 = 7; - // try to extract bits of the hash that hashbrown isn't using, - // while accounting for some hash functions only returning `usize` bits. - const SHARD_INDEX_START: u32 = usize::BITS - .saturating_sub(HASH_BROWN_TAG_BITS) - .saturating_sub(LOG2_SHARD_COUNT); - let mut shard_index = hash >> SHARD_INDEX_START; - shard_index %= 1 << LOG2_SHARD_COUNT; - shard_index as usize -} - -pub(crate) struct Interner { - shards: [RwLock>; 1 << LOG2_SHARD_COUNT], - hasher: DefaultBuildHasher, -} - -impl Interner { - pub(crate) fn get() -> &'static Interner { - static TYPE_ID_MAP: TypeIdMap = TypeIdMap::new(); - thread_local! { - static TYPE_ID_MAP_CACHE: TypeIdMap = const { TypeIdMap::new() }; - } - TYPE_ID_MAP_CACHE.with(|cache| { - cache.get_or_insert_with(|| { - TYPE_ID_MAP.get_or_insert_with(|| Box::leak(Default::default())) - }) - }) - } -} - -impl Default for Interner { - fn default() -> Self { - Self { - shards: [const { - RwLock::new(InternerShard { - table: HashTable::new(), - }) - }; _], - hasher: Default::default(), - } - } -} - -impl Interner { - fn intern) -> &'static T>( - &self, - alloc: F, - value: Cow<'_, T>, - ) -> Interned { - let hash = self.hasher.hash_one(&*value); - let shard_index = shard_index_from_hash(hash); - let shard = &self.shards[shard_index]; - let shard_read = shard.read().unwrap(); - let Some(&inner) = shard_read.table.find(hash, |k| **k == *value) else { - drop(shard_read); - return self.intern_cold(alloc, value, hash, shard); - }; - Interned { inner } - } - #[cold] - fn intern_cold) -> &'static T>( - &self, - alloc: F, - value: Cow<'_, T>, - hash: u64, - shard: &RwLock>, - ) -> Interned { - let mut shard = shard.write().unwrap(); - let inner = *shard - .table - .entry(hash, |k| **k == *value, |k| self.hasher.hash_one(&**k)) - .or_insert_with(|| alloc(value)) - .get(); - Interned { inner } - } -} - -impl Interner { - pub(crate) fn intern_sized(&self, value: Cow<'_, T>) -> Interned { - self.intern(|value| Box::leak(Box::new(value.into_owned())), value) - } -} - -impl Interner<[T]> { - pub(crate) fn intern_slice(&self, value: Cow<'_, [T]>) -> Interned<[T]> { - self.intern(|value| value.into_owned().leak(), value) - } -} - -impl Interner { - pub(crate) fn intern_bit_slice(&self, value: Cow<'_, BitSlice>) -> Interned { - self.intern(|value| value.into_owned().leak(), value) - } -} diff --git a/crates/fayalite/src/intern/type_map.rs b/crates/fayalite/src/intern/type_map.rs index e31a5bf..945116b 100644 --- a/crates/fayalite/src/intern/type_map.rs +++ b/crates/fayalite/src/intern/type_map.rs @@ -6,7 +6,7 @@ use std::{ sync::RwLock, }; -pub(crate) struct TypeIdHasher(u64); +struct TypeIdHasher(u64); // assumes TypeId has at least 64 bits that is a good hash impl Hasher for TypeIdHasher { @@ -63,7 +63,7 @@ impl Hasher for TypeIdHasher { } } -pub(crate) struct TypeIdBuildHasher; +struct TypeIdBuildHasher; impl BuildHasher for TypeIdBuildHasher { type Hasher = TypeIdHasher; @@ -87,23 +87,20 @@ impl TypeIdMap { fn insert_slow( &self, type_id: TypeId, - make: impl FnOnce() -> &'static (dyn Any + Sync + Send), + make: fn() -> Box, ) -> &'static (dyn Any + Sync + Send) { - let value = make(); + let value = Box::leak(make()); let mut write_guard = self.0.write().unwrap(); *write_guard.entry(type_id).or_insert(value) } - pub(crate) fn get_or_insert_with( - &self, - make: impl FnOnce() -> &'static T, - ) -> &'static T { + pub(crate) fn get_or_insert_default(&self) -> &T { let type_id = TypeId::of::(); let read_guard = self.0.read().unwrap(); let retval = read_guard.get(&type_id).map(|v| *v); drop(read_guard); let retval = match retval { Some(retval) => retval, - None => self.insert_slow(type_id, move || make()), + None => self.insert_slow(type_id, move || Box::new(T::default())), }; retval.downcast_ref().expect("known to have correct TypeId") } diff --git a/crates/fayalite/src/phantom_const.rs b/crates/fayalite/src/phantom_const.rs index fb7be6f..32e9d6b 100644 --- a/crates/fayalite/src/phantom_const.rs +++ b/crates/fayalite/src/phantom_const.rs @@ -4,7 +4,7 @@ use crate::{ expr::{Expr, HdlPartialEqImpl, HdlPartialOrdImpl, ToExpr, ValueType}, int::Bool, - intern::{Intern, Interned, InternedCompare, LazyInterned, Memoize}, + intern::{Intern, Interned, InternedCompare, LazyInterned, LazyInternedTrait, Memoize}, sim::value::{SimValue, ToSimValue, ToSimValueWithType}, source_location::SourceLocation, ty::{ @@ -240,17 +240,11 @@ impl PhantomConst { { Self::new_interned(value.intern_deref()) } - pub const fn new_const>>() -> Self { + pub const fn new_lazy(v: &'static dyn LazyInternedTrait) -> Self { Self { - value: LazyInterned::new_const::(), + value: LazyInterned::new_lazy(v), } } - pub const fn new_const_default() -> Self - where - Interned: Default, - { - Self::new_const::>() - } pub fn get(self) -> Interned { self.value.interned() } @@ -340,7 +334,9 @@ impl StaticType for PhantomConst where Interned: Default, { - const TYPE: Self = Self::new_const_default(); + const TYPE: Self = PhantomConst { + value: LazyInterned::new_lazy(&Interned::::default), + }; const MASK_TYPE: Self::MaskType = (); const TYPE_PROPERTIES: TypeProperties = <()>::TYPE_PROPERTIES; const MASK_TYPE_PROPERTIES: TypeProperties = <()>::TYPE_PROPERTIES; diff --git a/crates/fayalite/src/sim.rs b/crates/fayalite/src/sim.rs index 45691ea..a59a4c7 100644 --- a/crates/fayalite/src/sim.rs +++ b/crates/fayalite/src/sim.rs @@ -40,7 +40,7 @@ use crate::{ OpaqueSimValue, OpaqueSimValueSize, OpaqueSimValueSizeRange, OpaqueSimValueSlice, OpaqueSimValueWriter, }, - util::{BitSliceWriteWithBase, DebugAsDisplay, HashMap, HashSet, copy_le_bytes_to_bitslice}, + util::{BitSliceWriteWithBase, DebugAsDisplay, HashMap, HashSet}, }; use bitvec::{bits, order::Lsb0, slice::BitSlice, vec::BitVec, view::BitView}; use num_bigint::BigInt; @@ -1295,16 +1295,10 @@ impl SimulationModuleState { if !self.uninitialized_ios.is_empty() { match which_module { WhichModule::Main => { - panic!( - "can't read from an output before initializing all inputs\nuninitialized_ios={:#?}", - SortedSetDebug(&self.uninitialized_ios), - ); + panic!("can't read from an output before initializing all inputs"); } WhichModule::Extern { .. } => { - panic!( - "can't read from an input before initializing all outputs\nuninitialized_ios={:#?}", - SortedSetDebug(&self.uninitialized_ios), - ); + panic!("can't read from an input before initializing all outputs"); } } } @@ -2204,11 +2198,14 @@ impl SimulationImpl { SimTraceKind::BigUInt { index, ty: _ } | SimTraceKind::BigSInt { index, ty: _ } => { let state = state.unwrap_bits_mut(); let bigint = &self.state.big_slots[index]; - copy_le_bytes_to_bitslice( - state, - &bigint.to_signed_bytes_le(), - bigint.is_negative(), + let mut bytes = bigint.to_signed_bytes_le(); + bytes.resize( + state.len().div_ceil(8), + if bigint.is_negative() { 0xFF } else { 0 }, ); + let bitslice = BitSlice::::from_slice(&bytes); + let bitslice = &bitslice[..state.len()]; + state.clone_from_bitslice(bitslice); } SimTraceKind::BigBool { index } | SimTraceKind::BigAsyncReset { index } diff --git a/crates/fayalite/src/sim/compiler.rs b/crates/fayalite/src/sim/compiler.rs index e85ff0f..07621c5 100644 --- a/crates/fayalite/src/sim/compiler.rs +++ b/crates/fayalite/src/sim/compiler.rs @@ -4087,15 +4087,6 @@ impl Compiler { let init = self.compiled_expr_to_value(init, reg.source_location()); (reg.clock_domain().rst, init) }); - - // next value defaults to current value - self.compile_simple_connect( - [].intern_slice(), - value.into(), - value, - reg.source_location(), - ); - self.compile_reg( clk, reset_and_init, diff --git a/crates/fayalite/src/sim/vcd.rs b/crates/fayalite/src/sim/vcd.rs index ad3e974..6ba37b3 100644 --- a/crates/fayalite/src/sim/vcd.rs +++ b/crates/fayalite/src/sim/vcd.rs @@ -21,31 +21,14 @@ use crate::{ }; use bitvec::{order::Lsb0, slice::BitSlice}; use hashbrown::hash_map::Entry; -use sha2::{Digest, Sha256}; use std::{ - collections::BTreeMap, fmt::{self, Write as _}, io, mem, - num::NonZeroU64, }; -#[derive(Default, Clone)] -struct PathHash(Sha256); - -impl PathHash { - fn joined(mut self, segment: impl AsRef<[u8]>) -> Self { - let segment = segment.as_ref(); - self.0.update(u32::to_le_bytes( - segment.len().try_into().expect("path segment is too big"), - )); - self.0.update(segment); - self - } -} - +#[derive(Default)] struct Scope { last_inserted: HashMap, usize>, - path_hash: PathHash, } #[derive(Copy, Clone)] @@ -78,13 +61,6 @@ impl fmt::Display for VerilogIdentifier { } impl Scope { - fn new(path_hash: PathHash) -> Self { - Self { - last_inserted: Default::default(), - path_hash, - } - } - fn new_identifier(&mut self, unescaped_name: Interned) -> VerilogIdentifier { let next_disambiguator = match self.last_inserted.entry(unescaped_name) { Entry::Vacant(entry) => { @@ -187,26 +163,6 @@ impl fmt::Debug for VcdWriterDecls { } } -/// pass in scope to ensure it's not available in child scope -fn try_write_vcd_scope( - writer: &mut W, - scope_type: &str, - scope_name: Interned, - scope: Option<&mut Scope>, - f: impl FnOnce(&mut W, Option<&mut Scope>) -> io::Result, -) -> io::Result { - let Some(scope) = scope else { - return f(writer, None); - }; - write_vcd_scope( - writer, - scope_type, - scope_name, - scope, - move |writer, scope| f(writer, Some(scope)), - ) -} - /// pass in scope to ensure it's not available in child scope fn write_vcd_scope( writer: &mut W, @@ -215,10 +171,12 @@ fn write_vcd_scope( scope: &mut Scope, f: impl FnOnce(&mut W, &mut Scope) -> io::Result, ) -> io::Result { - let path_hash = scope.path_hash.clone().joined(scope_name); - let scope_name = scope.new_identifier(scope_name); - writeln!(writer, "$scope {scope_type} {scope_name} $end")?; - let retval = f(writer, &mut Scope::new(path_hash))?; + writeln!( + writer, + "$scope {scope_type} {} $end", + scope.new_identifier(scope_name), + )?; + let retval = f(writer, &mut Scope::default())?; writeln!(writer, "$upscope $end")?; Ok(retval) } @@ -258,7 +216,6 @@ trait_arg! { struct ArgModule<'a> { properties: &'a mut VcdWriterProperties, scope: &'a mut Scope, - instance_name: Option>, } impl<'a> ArgModule<'a> { @@ -266,7 +223,6 @@ impl<'a> ArgModule<'a> { ArgModule { properties: self.properties, scope: self.scope, - instance_name: self.instance_name, } } } @@ -290,7 +246,7 @@ struct ArgInType<'a> { sink_var_type: &'static str, duplex_var_type: &'static str, properties: &'a mut VcdWriterProperties, - scope: Option<&'a mut Scope>, + scope: &'a mut Scope, } impl<'a> ArgInType<'a> { @@ -300,7 +256,7 @@ impl<'a> ArgInType<'a> { sink_var_type: self.sink_var_type, duplex_var_type: self.duplex_var_type, properties: self.properties, - scope: self.scope.as_deref_mut(), + scope: self.scope, } } } @@ -335,78 +291,19 @@ impl WriteTrace for TraceScalar { } } -#[derive(Copy, Clone, PartialEq, Eq, Hash, Debug)] -#[repr(transparent)] -struct VcdId(NonZeroU64); - -impl VcdId { - const CHAR_RANGE: std::ops::RangeInclusive = b'!'..=b'~'; - const BASE: u8 = *Self::CHAR_RANGE.end() - *Self::CHAR_RANGE.start() + 1; - const LOW_HALF_CHARS: u32 = 5; - const LOW_HALF_MODULUS: u64 = (Self::BASE as u64).pow(Self::LOW_HALF_CHARS); - - const fn from_str(s: &str) -> Option { - if s.is_empty() { - return None; +fn write_vcd_id(writer: &mut W, mut id: usize) -> io::Result<()> { + let min_char = b'!'; + let max_char = b'~'; + let base = (max_char - min_char + 1) as usize; + loop { + let digit = (id % base) as u8 + min_char; + id /= base; + writer.write_all(&[digit])?; + if id == 0 { + break; } - let mut retval = 0u64; - let mut bytes = s.as_bytes(); - while let [ref rest @ .., digit] = *bytes { - bytes = rest; - let Some(digit) = digit.checked_sub(*Self::CHAR_RANGE.start()) else { - return None; - }; - if digit >= Self::BASE { - return None; - } - let Some(v) = retval.checked_mul(Self::BASE as _) else { - return None; - }; - let Some(v) = v.checked_add(digit as _) else { - return None; - }; - retval = v; - } - let Some(retval) = NonZeroU64::new(retval) else { - return None; - }; - Some(Self(retval)) } - #[must_use] - const fn write(self, out: &mut [u8]) -> usize { - let mut id = self.0.get(); - let mut len = 0; - loop { - let digit = (id % Self::BASE as u64) as u8 + *Self::CHAR_RANGE.start(); - id /= Self::BASE as u64; - if len < out.len() { - out[len] = digit; - } - len += 1; - if id == 0 { - break; - } - } - len - } - const MAX_ID_LEN: usize = Self(NonZeroU64::MAX).write(&mut []); -} - -/// check that VcdId properly round-trips -const _: () = { - let s = "RoundTrip"; - let Some(id) = VcdId::from_str(s) else { - unreachable!(); - }; - let mut buf = [0u8; VcdId::MAX_ID_LEN]; - let len = id.write(&mut buf); - assert!(crate::util::const_bytes_cmp(buf.split_at(len).0, s.as_bytes()).is_eq()); -}; - -fn write_vcd_id(writer: &mut W, id: VcdId) -> io::Result<()> { - let mut buf = [0u8; VcdId::MAX_ID_LEN]; - let len = id.write(&mut buf); - writer.write_all(&buf[..len]) + Ok(()) } struct Escaped(T); @@ -449,13 +346,12 @@ impl fmt::Display for Escaped { fn write_vcd_var( properties: &mut VcdWriterProperties, - scope: Option<&mut Scope>, memory_element_part_body: MemoryElementPartBody, writer: &mut W, var_type: &str, size: usize, location: TraceLocation, - name: Interned, + name: VerilogIdentifier, ) -> io::Result<()> { let id = match location { TraceLocation::Scalar(id) => id.as_usize(), @@ -488,21 +384,9 @@ fn write_vcd_var( first_id + *element_index } }; - if let Some(scope) = scope { - let path_hash = scope.path_hash.clone().joined(name); - let name = scope.new_identifier(name); - let id = properties - .scalar_id_to_vcd_id_map - .builder_get_or_insert(id, &path_hash); - write!(writer, "$var {var_type} {size} ")?; - write_vcd_id(writer, id)?; - writeln!(writer, " {name} $end") - } else { - properties - .scalar_id_to_vcd_id_map - .builder_unused_scalar_id(id); - Ok(()) - } + write!(writer, "$var {var_type} {size} ")?; + write_vcd_id(writer, id)?; + writeln!(writer, " {name} $end") } impl WriteTrace for TraceUInt { @@ -530,13 +414,12 @@ impl WriteTrace for TraceUInt { } write_vcd_var( properties, - scope, MemoryElementPartBody::Scalar, writer, var_type, ty.width(), location, - name, + scope.new_identifier(name), ) } } @@ -611,13 +494,12 @@ impl WriteTrace for TraceEnumDiscriminant { } = self; write_vcd_var( properties, - scope, MemoryElementPartBody::EnumDiscriminant { ty }, writer, "string", 1, location, - name, + scope.new_identifier(name), ) } } @@ -687,13 +569,12 @@ impl WriteTrace for TracePhantomConst { } = self; write_vcd_var( properties, - scope, MemoryElementPartBody::Scalar, writer, "string", 1, location, - name, + scope.new_identifier(name), ) } } @@ -715,13 +596,12 @@ impl WriteTrace for TraceSimOnly { } = self; write_vcd_var( properties, - scope, MemoryElementPartBody::Scalar, writer, "string", 1, location, - name, + scope.new_identifier(name), ) } } @@ -745,24 +625,14 @@ impl WriteTrace for TraceScope { impl WriteTrace for TraceModule { fn write_trace(self, writer: &mut W, mut arg: A) -> io::Result<()> { - let ArgModule { - properties, - scope, - instance_name, - } = arg.module(); + let ArgModule { properties, scope } = arg.module(); let Self { name, children } = self; - write_vcd_scope( - writer, - "module", - instance_name.unwrap_or(name), - scope, - |writer, scope| { - for child in children { - child.write_trace(writer, ArgModuleBody { properties, scope })?; - } - Ok(()) - }, - ) + write_vcd_scope(writer, "module", name, scope, |writer, scope| { + for child in children { + child.write_trace(writer, ArgModuleBody { properties, scope })?; + } + Ok(()) + }) } } @@ -770,7 +640,7 @@ impl WriteTrace for TraceInstance { fn write_trace(self, writer: &mut W, mut arg: A) -> io::Result<()> { let ArgModuleBody { properties, scope } = arg.module_body(); let Self { - name, + name: _, instance_io, module, ty: _, @@ -782,17 +652,10 @@ impl WriteTrace for TraceInstance { sink_var_type: "wire", duplex_var_type: "wire", properties, - scope: None, + scope, }, )?; - module.write_trace( - writer, - ArgModule { - properties, - scope, - instance_name: Some(name), - }, - ) + module.write_trace(writer, ArgModule { properties, scope }) } } @@ -831,7 +694,7 @@ impl WriteTrace for TraceMem { sink_var_type: "reg", duplex_var_type: "reg", properties, - scope: Some(scope), + scope, }, ) }, @@ -863,7 +726,7 @@ impl WriteTrace for TraceMemPort { sink_var_type: "wire", duplex_var_type: "wire", properties, - scope: Some(scope), + scope, }, ) } @@ -884,7 +747,7 @@ impl WriteTrace for TraceWire { sink_var_type: "wire", duplex_var_type: "wire", properties, - scope: Some(scope), + scope, }, ) } @@ -905,7 +768,7 @@ impl WriteTrace for TraceReg { sink_var_type: "reg", duplex_var_type: "reg", properties, - scope: Some(scope), + scope, }, ) } @@ -927,7 +790,7 @@ impl WriteTrace for TraceModuleIO { sink_var_type: "wire", duplex_var_type: "wire", properties, - scope: Some(scope), + scope, }, ) } @@ -948,7 +811,7 @@ impl WriteTrace for TraceBundle { ty: _, flow: _, } = self; - try_write_vcd_scope(writer, "struct", name, scope, |writer, mut scope| { + write_vcd_scope(writer, "struct", name, scope, |writer, scope| { for field in fields { field.write_trace( writer, @@ -957,7 +820,7 @@ impl WriteTrace for TraceBundle { sink_var_type, duplex_var_type, properties, - scope: scope.as_deref_mut(), + scope, }, )?; } @@ -981,7 +844,7 @@ impl WriteTrace for TraceArray { ty: _, flow: _, } = self; - try_write_vcd_scope(writer, "struct", name, scope, |writer, mut scope| { + write_vcd_scope(writer, "struct", name, scope, |writer, scope| { for element in elements { element.write_trace( writer, @@ -990,7 +853,7 @@ impl WriteTrace for TraceArray { sink_var_type, duplex_var_type, properties, - scope: scope.as_deref_mut(), + scope, }, )?; } @@ -1015,7 +878,7 @@ impl WriteTrace for TraceEnumWithFields { ty: _, flow: _, } = self; - try_write_vcd_scope(writer, "struct", name, scope, |writer, mut scope| { + write_vcd_scope(writer, "struct", name, scope, |writer, scope| { discriminant.write_trace( writer, ArgInType { @@ -1023,7 +886,7 @@ impl WriteTrace for TraceEnumWithFields { sink_var_type, duplex_var_type, properties, - scope: scope.as_deref_mut(), + scope, }, )?; for field in non_empty_fields { @@ -1034,7 +897,7 @@ impl WriteTrace for TraceEnumWithFields { sink_var_type, duplex_var_type, properties, - scope: scope.as_deref_mut(), + scope, }, )?; } @@ -1060,9 +923,6 @@ impl TraceWriterDecls for VcdWriterDecls { writeln!(writer, "$timescale {} $end", vcd_timescale(timescale))?; let mut properties = VcdWriterProperties { next_scalar_id: trace_scalar_id_count, - scalar_id_to_vcd_id_map: ScalarIdToVcdIdMapOrBuilder::Builder( - ScalarIdToVcdIdMapBuilder::default(), - ), memory_properties: (0..trace_memory_id_count) .map(|_| MemoryProperties { element_parts: Vec::with_capacity(8), @@ -1075,17 +935,9 @@ impl TraceWriterDecls for VcdWriterDecls { &mut writer, ArgModule { properties: &mut properties, - scope: &mut Scope::new(PathHash::default()), - instance_name: None, + scope: &mut Scope::default(), }, )?; - let ScalarIdToVcdIdMapOrBuilder::Builder(scalar_id_to_vcd_id_map_builder) = - properties.scalar_id_to_vcd_id_map - else { - unreachable!(); - }; - properties.scalar_id_to_vcd_id_map = - ScalarIdToVcdIdMapOrBuilder::Built(scalar_id_to_vcd_id_map_builder.build()); writeln!(writer, "$enddefinitions $end")?; writeln!(writer, "$dumpvars")?; Ok(VcdWriter { @@ -1115,100 +967,8 @@ struct MemoryProperties { element_index: usize, } -struct ScalarIdToVcdIdMap { - scalar_id_to_vcd_id_map: Box<[Option]>, -} - -#[derive(Default)] -struct ScalarIdToVcdIdMapBuilder { - scalar_id_to_vcd_id_map: BTreeMap>, - lower_half_to_next_upper_half_map: HashMap, -} - -impl ScalarIdToVcdIdMapBuilder { - fn unused_scalar_id(&mut self, scalar_id: usize) { - self.scalar_id_to_vcd_id_map - .entry(scalar_id) - .or_insert(None); - } - /// `VcdId`s are based off of `path_hash` (and not `scalar_id`) since the hash doesn't change - /// when unrelated variables are added/removed, making the generated VCD more friendly for git diff. - fn get_or_insert(&mut self, scalar_id: usize, path_hash: &PathHash) -> VcdId { - *self - .scalar_id_to_vcd_id_map - .entry(scalar_id) - .or_insert(None) - .get_or_insert_with(|| { - let hash = u128::from_le_bytes( - *path_hash - .0 - .clone() - .finalize() - .first_chunk() - .expect("known to be bigger than u128"), - ); - let lower_half = (hash % VcdId::LOW_HALF_MODULUS as u128) as u64; - let next_upper_half = self - .lower_half_to_next_upper_half_map - .entry(lower_half) - .or_insert(if lower_half == 0 { 1 } else { 0 }); - let upper_half = *next_upper_half; - *next_upper_half += 1; - let Some(id) = upper_half - .checked_mul(VcdId::LOW_HALF_MODULUS) - .and_then(|v| v.checked_add(lower_half)) - else { - panic!("too many VcdIds"); - }; - VcdId(NonZeroU64::new(id).expect("known to not be zero")) - }) - } - fn build(self) -> ScalarIdToVcdIdMap { - ScalarIdToVcdIdMap { - scalar_id_to_vcd_id_map: self - .scalar_id_to_vcd_id_map - .into_iter() - .enumerate() - .map(|(index, (scalar_id, vcd_id))| { - if index != scalar_id { - panic!("missing scalar id {index}"); - } - vcd_id - }) - .collect(), - } - } -} - -enum ScalarIdToVcdIdMapOrBuilder { - Builder(ScalarIdToVcdIdMapBuilder), - Built(ScalarIdToVcdIdMap), -} - -impl ScalarIdToVcdIdMapOrBuilder { - fn built_scalar_id_to_vcd_id(&self, scalar_id: usize) -> Option { - let Self::Built(v) = self else { - panic!("ScalarIdToVcdIdMap isn't built yet"); - }; - v.scalar_id_to_vcd_id_map[scalar_id] - } - fn builder_get_or_insert(&mut self, scalar_id: usize, path_hash: &PathHash) -> VcdId { - let Self::Builder(v) = self else { - panic!("ScalarIdToVcdIdMap is already built"); - }; - v.get_or_insert(scalar_id, path_hash) - } - fn builder_unused_scalar_id(&mut self, scalar_id: usize) { - let Self::Builder(v) = self else { - panic!("ScalarIdToVcdIdMap is already built"); - }; - v.unused_scalar_id(scalar_id) - } -} - struct VcdWriterProperties { next_scalar_id: usize, - scalar_id_to_vcd_id_map: ScalarIdToVcdIdMapOrBuilder, memory_properties: Box<[MemoryProperties]>, } @@ -1228,11 +988,8 @@ impl VcdWriter { fn write_string_value_change( writer: &mut impl io::Write, value: impl fmt::Display, - id: Option, + id: usize, ) -> io::Result<()> { - let Some(id) = id else { - return Ok(()); - }; write!(writer, "s{} ", Escaped(value))?; write_vcd_id(writer, id)?; writer.write_all(b"\n") @@ -1241,11 +998,8 @@ fn write_string_value_change( fn write_bits_value_change( writer: &mut impl io::Write, value: &BitSlice, - id: Option, + id: usize, ) -> io::Result<()> { - let Some(id) = id else { - return Ok(()); - }; match value.len() { 0 => writer.write_all(b"s0 ")?, 1 => writer.write_all(if value[0] { b"1" } else { b"0" })?, @@ -1274,7 +1028,7 @@ fn write_enum_discriminant_value_change( writer: &mut impl io::Write, variant_index: usize, ty: Enum, - id: Option, + id: usize, ) -> io::Result<()> { write_string_value_change( writer, @@ -1309,9 +1063,7 @@ impl TraceWriter for VcdWriter { MemoryElementPartBody::Scalar => write_bits_value_change( &mut self.writer, &element_data[start..start + len], - self.properties - .scalar_id_to_vcd_id_map - .built_scalar_id_to_vcd_id(first_id + element_index), + first_id + element_index, )?, MemoryElementPartBody::EnumDiscriminant { ty } => { let mut variant_index = 0; @@ -1321,9 +1073,7 @@ impl TraceWriter for VcdWriter { &mut self.writer, variant_index, *ty, - self.properties - .scalar_id_to_vcd_id_map - .built_scalar_id_to_vcd_id(first_id + element_index), + first_id + element_index, )? } } @@ -1332,23 +1082,11 @@ impl TraceWriter for VcdWriter { } fn set_signal_uint(&mut self, id: TraceScalarId, value: &BitSlice) -> Result<(), Self::Error> { - write_bits_value_change( - &mut self.writer, - value, - self.properties - .scalar_id_to_vcd_id_map - .built_scalar_id_to_vcd_id(id.as_usize()), - ) + write_bits_value_change(&mut self.writer, value, id.as_usize()) } fn set_signal_sint(&mut self, id: TraceScalarId, value: &BitSlice) -> Result<(), Self::Error> { - write_bits_value_change( - &mut self.writer, - value, - self.properties - .scalar_id_to_vcd_id_map - .built_scalar_id_to_vcd_id(id.as_usize()), - ) + write_bits_value_change(&mut self.writer, value, id.as_usize()) } fn finish_init(&mut self) -> Result<(), Self::Error> { @@ -1380,14 +1118,7 @@ impl TraceWriter for VcdWriter { variant_index: usize, ty: Enum, ) -> Result<(), Self::Error> { - write_enum_discriminant_value_change( - &mut self.writer, - variant_index, - ty, - self.properties - .scalar_id_to_vcd_id_map - .built_scalar_id_to_vcd_id(id.as_usize()), - ) + write_enum_discriminant_value_change(&mut self.writer, variant_index, ty, id.as_usize()) } fn set_signal_phantom_const( @@ -1397,13 +1128,7 @@ impl TraceWriter for VcdWriter { ) -> Result<(), Self::Error> { // avoid multi-line strings because GTKWave can't display them properly: // https://github.com/gtkwave/gtkwave/issues/460 - write_string_value_change( - &mut self.writer, - format_args!("{ty:?}"), - self.properties - .scalar_id_to_vcd_id_map - .built_scalar_id_to_vcd_id(id.as_usize()), - ) + write_string_value_change(&mut self.writer, format_args!("{ty:?}"), id.as_usize()) } fn set_signal_sim_only_value( @@ -1411,13 +1136,7 @@ impl TraceWriter for VcdWriter { id: TraceScalarId, value: &DynSimOnlyValue, ) -> Result<(), Self::Error> { - write_string_value_change( - &mut self.writer, - format_args!("{value:?}"), - self.properties - .scalar_id_to_vcd_id_map - .built_scalar_id_to_vcd_id(id.as_usize()), - ) + write_string_value_change(&mut self.writer, format_args!("{value:?}"), id.as_usize()) } } @@ -1442,7 +1161,7 @@ mod tests { #[test] fn test_scope() { - let mut scope = Scope::new(PathHash::default()); + let mut scope = Scope::default(); assert_eq!(&*scope.new_identifier("foo".intern()).unescaped_name, "foo"); assert_eq!( &*scope.new_identifier("foo_0".intern()).unescaped_name, diff --git a/crates/fayalite/src/util.rs b/crates/fayalite/src/util.rs index f1457de..9796488 100644 --- a/crates/fayalite/src/util.rs +++ b/crates/fayalite/src/util.rs @@ -41,7 +41,7 @@ pub use misc::{ os_str_strip_suffix, serialize_to_json_ascii, serialize_to_json_ascii_pretty, serialize_to_json_ascii_pretty_with_indent, slice_range, try_slice_range, }; -pub(crate) use misc::{InternedStrCompareAsStr, chain, copy_le_bytes_to_bitslice}; +pub(crate) use misc::{InternedStrCompareAsStr, chain}; pub mod job_server; pub mod prefix_sum; diff --git a/crates/fayalite/src/util/misc.rs b/crates/fayalite/src/util/misc.rs index 8879a8d..165ab3a 100644 --- a/crates/fayalite/src/util/misc.rs +++ b/crates/fayalite/src/util/misc.rs @@ -612,43 +612,3 @@ impl std::borrow::Borrow for InternedStrCompareAsStr { &self.0 } } - -pub(crate) fn copy_le_bytes_to_bitslice( - dest: &mut BitSlice, - bytes: &[u8], - msb_fill: bool, -) { - let (chunks, remainder) = bytes.as_chunks(); - let mut filled_to = 0; - for (i, chunk) in chunks.iter().enumerate() { - if let Some(start_bit_index) = i.checked_mul(usize::BITS as usize) - && start_bit_index < dest.len() - { - let end_bit_index = start_bit_index - .saturating_add(usize::BITS as usize) - .min(dest.len()); - let bit_len = end_bit_index - start_bit_index; - let chunk = usize::from_le_bytes(*chunk); - dest[start_bit_index..end_bit_index].copy_from_bitslice(&chunk.view_bits()[..bit_len]); - filled_to = end_bit_index; - } else { - break; - } - } - if !remainder.is_empty() { - if let Some(start_bit_index) = chunks.len().checked_mul(usize::BITS as usize) - && start_bit_index < dest.len() - { - let end_bit_index = start_bit_index - .saturating_add(usize::BITS as usize) - .min(dest.len()); - let bit_len = end_bit_index - start_bit_index; - let mut chunk = [if msb_fill { !0 } else { 0 }; _]; - chunk[..remainder.len()].copy_from_slice(remainder); - let chunk = usize::from_le_bytes(chunk); - dest[start_bit_index..end_bit_index].copy_from_bitslice(&chunk.view_bits()[..bit_len]); - filled_to = end_bit_index; - } - } - dest[filled_to..].fill(msb_fill); -} diff --git a/crates/fayalite/src/vendor/lattice.rs b/crates/fayalite/src/vendor/lattice.rs new file mode 100644 index 0000000..1c2d5c2 --- /dev/null +++ b/crates/fayalite/src/vendor/lattice.rs @@ -0,0 +1,15 @@ +// SPDX-License-Identifier: LGPL-3.0-or-later +// See Notices.txt for copyright information + +use crate::{ + annotations::make_annotation_enum, + build::{GlobalParams, ToArgs, WriteArgs}, + intern::Interned, + prelude::{DynPlatform, Platform}, +}; +use clap::ValueEnum; +use ordered_float::NotNan; +use serde::{Deserialize, Serialize}; +use std::fmt; + +// copy of xilinx.rs with same header diff --git a/crates/fayalite/src/vendor/lattice/orangecrab.rs b/crates/fayalite/src/vendor/lattice/orangecrab.rs new file mode 100644 index 0000000..552eb4a --- /dev/null +++ b/crates/fayalite/src/vendor/lattice/orangecrab.rs @@ -0,0 +1,404 @@ +// SPDX-License-Identifier: LGPL-3.0-or-later +// See Notices.txt for copyright information + +use crate::{ + intern::{Intern, Interned}, + module::{instance_with_loc, reg_builder_with_loc, wire_with_loc}, + platform::{ + DynPlatform, Peripheral, PeripheralRef, Peripherals, PeripheralsBuilderFactory, + PeripheralsBuilderFinished, Platform, PlatformAspectSet, + peripherals::{ClockInput, Led, RgbLed, Uart}, + }, + prelude::*, + vendor::xilinx::{ + Device, XdcCreateClockAnnotation, XdcIOStandardAnnotation, XdcLocationAnnotation, + primitives, + }, +}; +use ordered_float::NotNan; +use std::sync::OnceLock; + +macro_rules! arty_a7_platform { + ( + $vis:vis enum $ArtyA7Platform:ident { + $(#[name = $name:literal, device = $device:ident] + $Variant:ident,)* + } + ) => { + #[derive(Copy, Clone, PartialEq, Eq, Hash, Debug)] + #[non_exhaustive] + $vis enum $ArtyA7Platform { + $($Variant,)* + } + + impl $ArtyA7Platform { + $vis const VARIANTS: &'static [Self] = &[$(Self::$Variant,)*]; + $vis fn device(self) -> Device { + match self { + $(Self::$Variant => Device::$device,)* + } + } + $vis const fn as_str(self) -> &'static str { + match self { + $(Self::$Variant => $name,)* + } + } + fn get_aspects(self) -> &'static PlatformAspectSet { + match self { + $(Self::$Variant => { + static ASPECTS_SET: OnceLock = OnceLock::new(); + ASPECTS_SET.get_or_init(|| self.make_aspects()) + })* + } + } + } + }; +} + +arty_a7_platform! { + pub enum ArtyA7Platform { + #[name = "arty-a7-35t", device = Xc7a35ticsg324_1l] + ArtyA7_35T, + #[name = "arty-a7-100t", device = Xc7a100ticsg324_1l] + ArtyA7_100T, + } +} + +#[derive(Debug)] +pub struct ArtyA7Peripherals { + clk100_div_pow2: [Peripheral; 4], + rst: Peripheral, + rst_sync: Peripheral, + ld0: Peripheral, + ld1: Peripheral, + ld2: Peripheral, + ld3: Peripheral, + ld4: Peripheral, + ld5: Peripheral, + ld6: Peripheral, + ld7: Peripheral, + uart: Peripheral, + // TODO: add rest of peripherals when we need them +} + +impl Peripherals for ArtyA7Peripherals { + fn append_peripherals<'a>(&'a self, peripherals: &mut Vec>) { + let Self { + clk100_div_pow2, + rst, + rst_sync, + ld0, + ld1, + ld2, + ld3, + ld4, + ld5, + ld6, + ld7, + uart, + } = self; + clk100_div_pow2.append_peripherals(peripherals); + rst.append_peripherals(peripherals); + rst_sync.append_peripherals(peripherals); + ld0.append_peripherals(peripherals); + ld1.append_peripherals(peripherals); + ld2.append_peripherals(peripherals); + ld3.append_peripherals(peripherals); + ld4.append_peripherals(peripherals); + ld5.append_peripherals(peripherals); + ld6.append_peripherals(peripherals); + ld7.append_peripherals(peripherals); + uart.append_peripherals(peripherals); + } +} + +impl ArtyA7Platform { + fn make_aspects(self) -> PlatformAspectSet { + let mut retval = PlatformAspectSet::new(); + retval.insert_new(self.device()); + retval + } +} + +#[hdl_module(extern)] +fn reset_sync() { + #[hdl] + let clk: Clock = m.input(); + #[hdl] + let inp: Bool = m.input(); + #[hdl] + let out: SyncReset = m.output(); + m.annotate_module(BlackBoxInlineAnnotation { + path: "fayalite_arty_a7_reset_sync.v".intern(), + text: r#"module __fayalite_arty_a7_reset_sync(input clk, input inp, output out); + wire reset_0_out; + (* ASYNC_REG = "TRUE" *) + FDPE #( + .INIT(1'b1) + ) reset_0 ( + .Q(reset_0_out), + .C(clk), + .CE(1'b1), + .PRE(inp), + .D(1'b0) + ); + (* ASYNC_REG = "TRUE" *) + FDPE #( + .INIT(1'b1) + ) reset_1 ( + .Q(out), + .C(clk), + .CE(1'b1), + .PRE(inp), + .D(reset_0_out) + ); +endmodule +"# + .intern(), + }); + m.verilog_name("__fayalite_arty_a7_reset_sync"); +} + +impl Platform for ArtyA7Platform { + type Peripherals = ArtyA7Peripherals; + + fn name(&self) -> Interned { + self.as_str().intern() + } + + fn new_peripherals<'builder>( + &self, + builder_factory: PeripheralsBuilderFactory<'builder>, + ) -> (Self::Peripherals, PeripheralsBuilderFinished<'builder>) { + let mut builder = builder_factory.builder(); + + let clk100_div_pow2 = std::array::from_fn(|log2_divisor| { + let divisor = 1u64 << log2_divisor; + let name = if divisor != 1 { + format!("clk100_div_{divisor}") + } else { + "clk100".into() + }; + builder.input_peripheral(name, ClockInput::new(100e6 / divisor as f64)) + }); + builder.add_conflicts(Vec::from_iter(clk100_div_pow2.iter().map(|v| v.id()))); + ( + ArtyA7Peripherals { + clk100_div_pow2, + rst: builder.input_peripheral("rst", Reset), + rst_sync: builder.input_peripheral("rst_sync", SyncReset), + ld0: builder.output_peripheral("ld0", RgbLed), + ld1: builder.output_peripheral("ld1", RgbLed), + ld2: builder.output_peripheral("ld2", RgbLed), + ld3: builder.output_peripheral("ld3", RgbLed), + ld4: builder.output_peripheral("ld4", Led), + ld5: builder.output_peripheral("ld5", Led), + ld6: builder.output_peripheral("ld6", Led), + ld7: builder.output_peripheral("ld7", Led), + uart: builder.output_peripheral("uart", Uart), + }, + builder.finish(), + ) + } + + fn source_location(&self) -> SourceLocation { + SourceLocation::builtin() + } + + fn add_peripherals_in_wrapper_module(&self, m: &ModuleBuilder, peripherals: Self::Peripherals) { + let ArtyA7Peripherals { + clk100_div_pow2, + rst, + rst_sync, + ld0, + ld1, + ld2, + ld3, + ld4, + ld5, + ld6, + ld7, + uart, + } = peripherals; + let make_buffered_input = |name: &str, location: &str, io_standard: &str, invert: bool| { + let pin = m.input_with_loc(name, SourceLocation::builtin(), Bool); + annotate( + pin, + XdcLocationAnnotation { + location: location.intern(), + }, + ); + annotate( + pin, + XdcIOStandardAnnotation { + value: io_standard.intern(), + }, + ); + let buf = instance_with_loc( + &format!("{name}_buf"), + primitives::IBUF(), + SourceLocation::builtin(), + ); + connect(buf.I, pin); + if invert { !buf.O } else { buf.O } + }; + let make_buffered_output = |name: &str, location: &str, io_standard: &str| { + let pin = m.output_with_loc(name, SourceLocation::builtin(), Bool); + annotate( + pin, + XdcLocationAnnotation { + location: location.intern(), + }, + ); + annotate( + pin, + XdcIOStandardAnnotation { + value: io_standard.intern(), + }, + ); + let buf = instance_with_loc( + &format!("{name}_buf"), + primitives::OBUFT(), + SourceLocation::builtin(), + ); + connect(pin, buf.O); + connect(buf.T, false); + buf.I + }; + let mut frequency = clk100_div_pow2[0].ty().frequency(); + let mut log2_divisor = 0; + let mut clk = None; + for (cur_log2_divisor, p) in clk100_div_pow2.into_iter().enumerate() { + let Some(p) = p.into_used() else { + continue; + }; + debug_assert!( + clk.is_none(), + "conflict-handling logic should ensure at most one clock is used", + ); + frequency = p.ty().frequency(); + clk = Some(p); + log2_divisor = cur_log2_divisor; + } + let clk100_buf = make_buffered_input("clk100", "E3", "LVCMOS33", false); + let startup = instance_with_loc( + "startup", + primitives::STARTUPE2_default_inputs(), + SourceLocation::builtin(), + ); + let clk_global_buf = instance_with_loc( + "clk_global_buf", + primitives::BUFGCE(), + SourceLocation::builtin(), + ); + connect(clk_global_buf.CE, startup.EOS); + let mut clk_global_buf_in = clk100_buf.to_clock(); + for prev_log2_divisor in 0..log2_divisor { + let prev_divisor = 1u64 << prev_log2_divisor; + let clk_in = wire_with_loc( + &format!("clk_div_{prev_divisor}"), + SourceLocation::builtin(), + Clock, + ); + connect(clk_in, clk_global_buf_in); + annotate( + clk_in, + XdcCreateClockAnnotation { + period: NotNan::new(1e9 / (100e6 / prev_divisor as f64)) + .expect("known to be valid"), + }, + ); + annotate(clk_in, DontTouchAnnotation); + let cd = wire_with_loc( + &format!("clk_div_{prev_divisor}_in"), + SourceLocation::builtin(), + ClockDomain[AsyncReset], + ); + connect(cd.clk, clk_in); + connect(cd.rst, (!startup.EOS).to_async_reset()); + let divider = reg_builder_with_loc("divider", SourceLocation::builtin()) + .clock_domain(cd) + .reset(false) + .build(); + connect(divider, !divider); + clk_global_buf_in = divider.to_clock(); + } + connect(clk_global_buf.I, clk_global_buf_in); + let clk_out = wire_with_loc("clk_out", SourceLocation::builtin(), Clock); + connect(clk_out, clk_global_buf.O); + annotate( + clk_out, + XdcCreateClockAnnotation { + period: NotNan::new(1e9 / frequency).expect("known to be valid"), + }, + ); + annotate(clk_out, DontTouchAnnotation); + if let Some(clk) = clk { + connect(clk.instance_io_field().clk, clk_out); + } + let rst_value = { + let rst_buf = make_buffered_input("rst", "C2", "LVCMOS33", true); + let rst_sync = instance_with_loc("rst_sync", reset_sync(), SourceLocation::builtin()); + connect(rst_sync.clk, clk_out); + connect(rst_sync.inp, rst_buf | !startup.EOS); + rst_sync.out + }; + if let Some(rst) = rst.into_used() { + connect(rst.instance_io_field(), rst_value.to_reset()); + } + if let Some(rst_sync) = rst_sync.into_used() { + connect(rst_sync.instance_io_field(), rst_value); + } + let rgb_leds = [ + (ld0, ("G6", "F6", "E1")), + (ld1, ("G3", "J4", "G4")), + (ld2, ("J3", "J2", "H4")), + (ld3, ("K1", "H6", "K2")), + ]; + for (rgb_led, (r_loc, g_loc, b_loc)) in rgb_leds { + let r = make_buffered_output(&format!("{}_r", rgb_led.name()), r_loc, "LVCMOS33"); + let g = make_buffered_output(&format!("{}_g", rgb_led.name()), g_loc, "LVCMOS33"); + let b = make_buffered_output(&format!("{}_b", rgb_led.name()), b_loc, "LVCMOS33"); + if let Some(rgb_led) = rgb_led.into_used() { + connect(r, rgb_led.instance_io_field().r); + connect(g, rgb_led.instance_io_field().g); + connect(b, rgb_led.instance_io_field().b); + } else { + connect(r, false); + connect(g, false); + connect(b, false); + } + } + let leds = [(ld4, "H5"), (ld5, "J5"), (ld6, "T9"), (ld7, "T10")]; + for (led, loc) in leds { + let o = make_buffered_output(&led.name(), loc, "LVCMOS33"); + if let Some(led) = led.into_used() { + connect(o, led.instance_io_field().on); + } else { + connect(o, false); + } + } + let uart_tx = make_buffered_output("uart_tx", "D10", "LVCMOS33"); + let uart_rx = make_buffered_input("uart_rx", "A9", "LVCMOS33", false); + if let Some(uart) = uart.into_used() { + connect(uart_tx, uart.instance_io_field().tx); + connect(uart.instance_io_field().rx, uart_rx); + } else { + connect(uart_tx, true); // idle + } + } + + fn aspects(&self) -> PlatformAspectSet { + self.get_aspects().clone() + } +} + +pub(crate) fn built_in_job_kinds() -> impl IntoIterator { + [] +} + +pub(crate) fn built_in_platforms() -> impl IntoIterator { + ArtyA7Platform::VARIANTS + .iter() + .map(|&v| DynPlatform::new(v)) +} diff --git a/crates/fayalite/src/vendor/lattice/primitives.rs b/crates/fayalite/src/vendor/lattice/primitives.rs new file mode 100644 index 0000000..018eab3 --- /dev/null +++ b/crates/fayalite/src/vendor/lattice/primitives.rs @@ -0,0 +1,10 @@ +// SPDX-License-Identifier: LGPL-3.0-or-later +// See Notices.txt for copyright information + +#![allow(non_snake_case)] + +use crate::prelude::*; + +//#[hdl_module(extern)] +//pub fn PLACEHOLDER() { +//do this first diff --git a/crates/fayalite/src/vendor/lattice/yosys_nextpnr_trellis.rs b/crates/fayalite/src/vendor/lattice/yosys_nextpnr_trellis.rs new file mode 100644 index 0000000..94ab863 --- /dev/null +++ b/crates/fayalite/src/vendor/lattice/yosys_nextpnr_trellis.rs @@ -0,0 +1,1043 @@ +// SPDX-License-Identifier: LGPL-3.0-or-later +// See Notices.txt for copyright information + +use crate::{ + annotations::{Annotation, TargetedAnnotation}, + build::{ + BaseJob, CommandParams, DynJobKind, GetJobPositionDependencies, GlobalParams, + JobAndDependencies, JobArgsAndDependencies, JobDependencies, JobItem, JobItemName, JobKind, + JobKindAndDependencies, ToArgs, WriteArgs, + external::{ + ExternalCommand, ExternalCommandJob, ExternalCommandJobKind, ExternalProgramTrait, + }, + verilog::{UnadjustedVerilog, VerilogDialect, VerilogJob, VerilogJobKind}, + }, + bundle::{Bundle, BundleType}, + expr::target::{Target, TargetBase}, + firrtl::{ScalarizedModuleABI, ScalarizedModuleABIAnnotations, ScalarizedModuleABIPort}, + intern::{Intern, InternSlice, Interned}, + module::{ + NameId, ScopedNameId, TargetName, + transform::visit::{Visit, Visitor}, + }, + prelude::*, + source_location::SourceLocation, + util::{HashSet, job_server::AcquiredJob}, + vendor::lattice::{ + Device, XdcCreateClockAnnotation, XdcIOStandardAnnotation, XdcLocationAnnotation, + LatticeAnnotation, LatticeArgs, + }, +}; +use eyre::Context; +use serde::{Deserialize, Serialize}; +use std::{ + convert::Infallible, + ffi::{OsStr, OsString}, + fmt::{self, Write}, + ops::ControlFlow, + path::{Path, PathBuf}, +}; + +#[derive(Copy, Clone, PartialEq, Eq, PartialOrd, Ord, Debug, Hash, Default)] +pub struct YosysNextpnrTrellisWriteYsFileJobKind; + +#[derive(Clone, PartialEq, Eq, Hash, Debug, clap::Args)] +pub struct YosysNextpnrTrellisWriteYsFileArgs {} + +impl ToArgs for YosysNextpnrTrellisWriteYsFileArgs { + fn to_args(&self, _args: &mut (impl WriteArgs + ?Sized)) { + let Self {} = self; + } +} + +#[derive(Clone, PartialEq, Eq, Hash, Debug, Serialize, Deserialize)] +pub struct YosysNextpnrTrellisWriteYsFile { + main_verilog_file: Interned, + ys_file: Interned, + json_file: Interned, + json_file_name: Interned, +} + +impl YosysNextpnrTrellisWriteYsFile { + pub fn main_verilog_file(&self) -> Interned { + self.main_verilog_file + } + pub fn ys_file(&self) -> Interned { + self.ys_file + } + pub fn json_file(&self) -> Interned { + self.json_file + } + pub fn json_file_name(&self) -> Interned { + self.json_file_name + } + fn write_ys( + &self, + output: &mut OsString, + additional_files: &[Interned], + main_module_name_id: NameId, + ) -> eyre::Result<()> { + let Self { + main_verilog_file, + ys_file: _, + json_file: _, + json_file_name, + } = self; + for verilog_file in VerilogJob::all_verilog_files(*main_verilog_file, additional_files)? { + output.push("read_verilog -sv \""); + output.push(verilog_file); + output.push("\"\n"); + } + let circuit_name = crate::firrtl::get_circuit_name(main_module_name_id); + writeln!( + output, + "synth_lattice -flatten -abc9 -nobram -arch xc7 -top {circuit_name}" + ) + .expect("writing to OsString can't fail"); + output.push("write_json \""); + output.push(json_file_name); + output.push("\"\n"); + Ok(()) + } +} + +impl JobKind for YosysNextpnrTrellisWriteYsFileJobKind { + type Args = YosysNextpnrTrellisWriteYsFileArgs; + type Job = YosysNextpnrTrellisWriteYsFile; + type Dependencies = JobKindAndDependencies; + + fn dependencies(self) -> Self::Dependencies { + Default::default() + } + + fn args_to_jobs( + mut args: JobArgsAndDependencies, + params: &JobParams, + global_params: &GlobalParams, + ) -> eyre::Result> { + args.dependencies + .dependencies + .args + .args + .additional_args + .verilog_dialect + .get_or_insert(VerilogDialect::Yosys); + args.args_to_jobs_simple(params, global_params, |_kind, args, dependencies| { + let YosysNextpnrTrellisWriteYsFileArgs {} = args; + let base_job = dependencies.get_job::(); + let verilog_job = dependencies.get_job::(); + let json_file = base_job.file_with_ext("json"); + Ok(YosysNextpnrTrellisWriteYsFile { + main_verilog_file: verilog_job.main_verilog_file(), + ys_file: base_job.file_with_ext("ys"), + json_file, + json_file_name: json_file + .interned_file_name() + .expect("known to have file name"), + }) + }) + } + + fn inputs(self, _job: &Self::Job) -> Interned<[JobItemName]> { + [JobItemName::DynamicPaths { + source_job_name: VerilogJobKind.name(), + }] + .intern_slice() + } + + fn outputs(self, job: &Self::Job) -> Interned<[JobItemName]> { + [JobItemName::Path { path: job.ys_file }].intern_slice() + } + + fn name(self) -> Interned { + "yosys-nextpnr-trellis-write-ys-file".intern() + } + + fn external_command_params(self, _job: &Self::Job) -> Option { + None + } + + fn run( + self, + job: &Self::Job, + inputs: &[JobItem], + params: &JobParams, + _global_params: &GlobalParams, + _acquired_job: &mut AcquiredJob, + ) -> eyre::Result> { + assert!(inputs.iter().map(JobItem::name).eq(self.inputs(job))); + let [additional_files] = inputs else { + unreachable!(); + }; + let additional_files = VerilogJob::unwrap_additional_files(additional_files); + let mut contents = OsString::new(); + job.write_ys( + &mut contents, + additional_files, + params.main_module().name_id(), + )?; + let path = job.ys_file; + std::fs::write(path, contents.as_encoded_bytes()) + .wrap_err_with(|| format!("writing {path:?} failed"))?; + Ok(vec![JobItem::Path { path }]) + } + + fn subcommand_hidden(self) -> bool { + true + } +} + +#[derive(Clone, PartialEq, Eq, Hash, Debug, clap::Args)] +pub struct YosysNextpnrTrellisSynthArgs {} + +impl ToArgs for YosysNextpnrTrellisSynthArgs { + fn to_args(&self, _args: &mut (impl WriteArgs + ?Sized)) { + let Self {} = self; + } +} + +#[derive(Clone, PartialEq, Eq, Hash, Deserialize, Serialize)] +pub struct YosysNextpnrTrellisSynth { + #[serde(flatten)] + write_ys_file: YosysNextpnrTrellisWriteYsFile, + ys_file_name: Interned, +} + +impl fmt::Debug for YosysNextpnrTrellisSynth { + fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result { + let Self { + write_ys_file: + YosysNextpnrTrellisWriteYsFile { + main_verilog_file, + ys_file, + json_file, + json_file_name, + }, + ys_file_name, + } = self; + f.debug_struct("YosysNextpnrTrellisSynth") + .field("main_verilog_file", main_verilog_file) + .field("ys_file", ys_file) + .field("ys_file_name", ys_file_name) + .field("json_file", json_file) + .field("json_file_name", json_file_name) + .finish() + } +} + +impl YosysNextpnrTrellisSynth { + pub fn main_verilog_file(&self) -> Interned { + self.write_ys_file.main_verilog_file() + } + pub fn ys_file(&self) -> Interned { + self.write_ys_file.ys_file() + } + pub fn ys_file_name(&self) -> Interned { + self.ys_file_name + } + pub fn json_file(&self) -> Interned { + self.write_ys_file.json_file() + } + pub fn json_file_name(&self) -> Interned { + self.write_ys_file.json_file_name() + } +} + +#[derive(Clone, Copy, PartialEq, Eq, PartialOrd, Ord, Hash, Debug, Default)] +pub struct Yosys; + +impl ExternalProgramTrait for Yosys { + fn default_program_name() -> Interned { + "yosys".intern() + } +} + +impl ExternalCommand for YosysNextpnrTrellisSynth { + type AdditionalArgs = YosysNextpnrTrellisSynthArgs; + type AdditionalJobData = Self; + type BaseJobPosition = GetJobPositionDependencies< + GetJobPositionDependencies< + GetJobPositionDependencies<::BaseJobPosition>, + >, + >; + type Dependencies = JobKindAndDependencies; + type ExternalProgram = Yosys; + + fn dependencies() -> Self::Dependencies { + Default::default() + } + + fn args_to_jobs( + args: JobArgsAndDependencies>, + params: &JobParams, + global_params: &GlobalParams, + ) -> eyre::Result<( + Self::AdditionalJobData, + ::JobsAndKinds, + )> { + args.args_to_jobs_external_simple(params, global_params, |args, dependencies| { + let YosysNextpnrTrellisSynthArgs {} = args.additional_args; + Ok(Self { + write_ys_file: dependencies.job.job.clone(), + ys_file_name: dependencies + .job + .job + .ys_file() + .interned_file_name() + .expect("known to have file name"), + }) + }) + } + + fn inputs(job: &ExternalCommandJob) -> Interned<[JobItemName]> { + [ + JobItemName::Path { + path: job.additional_job_data().ys_file(), + }, + JobItemName::Path { + path: job.additional_job_data().main_verilog_file(), + }, + JobItemName::DynamicPaths { + source_job_name: VerilogJobKind.name(), + }, + ] + .intern_slice() + } + + fn output_paths(job: &ExternalCommandJob) -> Interned<[Interned]> { + [job.additional_job_data().json_file()].intern_slice() + } + + fn command_line_args(job: &ExternalCommandJob, args: &mut W) { + args.write_arg("-s"); + args.write_interned_arg(job.additional_job_data().ys_file_name()); + } + + fn current_dir(job: &ExternalCommandJob) -> Option> { + Some(job.output_dir()) + } + + fn job_kind_name() -> Interned { + "yosys-nextpnr-trellis-synth".intern() + } + + fn subcommand_hidden() -> bool { + true + } +} + +#[derive(Copy, Clone, PartialEq, Eq, PartialOrd, Ord, Debug, Hash, Default)] +pub struct YosysNextpnrTrellisWriteXdcFileJobKind; + +#[derive(Clone, PartialEq, Eq, Hash, Debug, clap::Args)] +pub struct YosysNextpnrTrellisWriteXdcFileArgs {} + +impl ToArgs for YosysNextpnrTrellisWriteXdcFileArgs { + fn to_args(&self, _args: &mut (impl WriteArgs + ?Sized)) { + let Self {} = self; + } +} + +#[derive(Clone, PartialEq, Eq, Hash, Debug, Serialize, Deserialize)] +pub struct YosysNextpnrTrellisWriteXdcFile { + firrtl_export_options: crate::firrtl::ExportOptions, + output_dir: Interned, + xdc_file: Interned, +} + +struct WriteXdcContentsError(eyre::Report); + +impl From for WriteXdcContentsError { + fn from(v: eyre::Report) -> Self { + Self(v) + } +} + +impl From for WriteXdcContentsError { + fn from(_v: fmt::Error) -> Self { + unreachable!("String write can't fail") + } +} + +fn tcl_escape(s: impl AsRef) -> String { + let s = s.as_ref(); + if !s.contains(|ch: char| !ch.is_alphanumeric() && ch != '_') { + return s.into(); + } + let mut retval = String::with_capacity(s.len().saturating_add(2)); + retval.push('"'); + for ch in s.chars() { + if let '$' | '\\' | '[' = ch { + retval.push('\\'); + } + retval.push(ch); + } + retval.push('"'); + retval +} + +#[derive(Copy, Clone, Debug)] +enum AnnotationTarget { + None, + Module(Module), + Mem(Mem), + Target(Interned), +} + +impl AnnotationTarget { + fn source_location(self) -> SourceLocation { + match self { + AnnotationTarget::None => unreachable!(), + AnnotationTarget::Module(module) => module.source_location(), + AnnotationTarget::Mem(mem) => mem.source_location(), + AnnotationTarget::Target(target) => target.base().source_location(), + } + } +} + +struct XdcFileWriter { + output: W, + module_depth: usize, + annotation_target: AnnotationTarget, + dont_touch_targets: HashSet>, + required_dont_touch_targets: HashSet>, +} + +impl XdcFileWriter { + fn run(output: W, top_module: Module) -> Result<(), WriteXdcContentsError> { + let mut this = Self { + output, + module_depth: 0, + annotation_target: AnnotationTarget::None, + dont_touch_targets: HashSet::default(), + required_dont_touch_targets: HashSet::default(), + }; + top_module.visit(&mut this)?; + let Self { + output: _, + module_depth: _, + annotation_target: _, + dont_touch_targets, + required_dont_touch_targets, + } = this; + for &target in required_dont_touch_targets.difference(&dont_touch_targets) { + return Err(eyre::eyre!( + "a DontTouchAnnotation is required since the target is also annotated with a LatticeAnnotation:\ntarget: {target:?}\nat: {}", + target.base().source_location(), + ).into()); + } + Ok(()) + } + fn default_visit_with>( + &mut self, + module_depth: usize, + annotation_target: AnnotationTarget, + v: &T, + ) -> Result<(), WriteXdcContentsError> { + let Self { + output: _, + module_depth: old_module_depth, + annotation_target: old_annotation_target, + dont_touch_targets: _, + required_dont_touch_targets: _, + } = *self; + self.module_depth = module_depth; + self.annotation_target = annotation_target; + let retval = v.default_visit(self); + self.module_depth = old_module_depth; + self.annotation_target = old_annotation_target; + retval + } +} + +impl Visitor for XdcFileWriter { + type Error = WriteXdcContentsError; + + fn visit_targeted_annotation(&mut self, v: &TargetedAnnotation) -> Result<(), Self::Error> { + self.default_visit_with(self.module_depth, AnnotationTarget::Target(v.target()), v) + } + + fn visit_module(&mut self, v: &Module) -> Result<(), Self::Error> { + self.default_visit_with( + self.module_depth + 1, + AnnotationTarget::Module(v.canonical()), + v, + ) + } + + fn visit_mem( + &mut self, + v: &Mem, + ) -> Result<(), Self::Error> + where + Element: Visit, + { + self.default_visit_with( + self.module_depth + 1, + AnnotationTarget::Mem(v.canonical()), + v, + ) + } + + fn visit_dont_touch_annotation(&mut self, _v: &DontTouchAnnotation) -> Result<(), Self::Error> { + if let AnnotationTarget::Target(target) = self.annotation_target { + self.dont_touch_targets.insert(target); + } + Ok(()) + } + + fn visit_lattice_annotation(&mut self, v: &LatticeAnnotation) -> Result<(), Self::Error> { + fn todo( + msg: &str, + annotation: &LatticeAnnotation, + source_location: SourceLocation, + ) -> Result { + Err(WriteXdcContentsError(eyre::eyre!( + "{msg}\nannotation: {annotation:?}\nat: {source_location}" + ))) + } + if self.module_depth != 1 { + match todo( + "annotations are not yet supported outside of the top module since the logic to figure out the correct name isn't implemented", + v, + self.annotation_target.source_location(), + )? {} + } + match self.annotation_target { + AnnotationTarget::None => unreachable!(), + AnnotationTarget::Module(module) => match v { + LatticeAnnotation::XdcIOStandard(_) + | LatticeAnnotation::XdcLocation(_) + | LatticeAnnotation::XdcCreateClock(_) => { + return Err(WriteXdcContentsError(eyre::eyre!( + "annotation not allowed on a module: {v:?}\nat: {}", + module.source_location(), + ))); + } + }, + AnnotationTarget::Mem(mem) => match todo( + "lattice annotations are not yet supported on memories since the logic to figure out the correct name isn't implemented", + v, + mem.source_location(), + )? {}, + AnnotationTarget::Target(target) => { + let base = target.base(); + match *base { + TargetBase::ModuleIO(_) => { + // already handled by write_xdc_contents handling the main module's ScalarizedModuleABI + Ok(()) + } + TargetBase::MemPort(mem_port) => { + match todo( + "lattice annotations are not yet supported on memory ports since the logic to figure out the correct name isn't implemented", + v, + mem_port.source_location(), + )? {} + } + TargetBase::Reg(_) + | TargetBase::RegSync(_) + | TargetBase::RegAsync(_) + | TargetBase::Wire(_) => { + match *target { + Target::Base(_) => {} + Target::Child(_) => match todo( + "lattice annotations are not yet supported on parts of registers/wires since the logic to figure out the correct name isn't implemented", + v, + base.source_location(), + )? {}, + } + match base.canonical_ty() { + CanonicalType::UInt(_) + | CanonicalType::SInt(_) + | CanonicalType::Bool(_) + | CanonicalType::AsyncReset(_) + | CanonicalType::SyncReset(_) + | CanonicalType::Reset(_) + | CanonicalType::Clock(_) => {} + CanonicalType::Enum(_) + | CanonicalType::Array(_) + | CanonicalType::Bundle(_) + | CanonicalType::PhantomConst(_) + | CanonicalType::DynSimOnly(_) => match todo( + "lattice annotations are not yet supported on types other than integers, Bool, resets, or Clock since the logic to figure out the correct name isn't implemented", + v, + base.source_location(), + )? {}, + } + self.required_dont_touch_targets.insert(target); + match v { + LatticeAnnotation::XdcIOStandard(_) + | LatticeAnnotation::XdcLocation(_) => { + return Err(WriteXdcContentsError(eyre::eyre!( + "annotation must be on a ModuleIO: {v:?}\nat: {}", + base.source_location(), + ))); + } + LatticeAnnotation::XdcCreateClock(XdcCreateClockAnnotation { + period, + }) => { + let TargetName(ScopedNameId(_, NameId(name, _)), _) = + base.target_name(); + writeln!( + self.output, + "create_clock -period {period} [get_nets {}]", + tcl_escape(name), + )?; + Ok(()) + } + } + } + TargetBase::Instance(instance) => match todo( + "lattice annotations are not yet supported on instances' IO since the logic to figure out the correct name isn't implemented", + v, + instance.source_location(), + )? {}, + } + } + } + } +} + +impl YosysNextpnrTrellisWriteXdcFile { + fn write_xdc_contents_for_port_and_annotations( + &self, + output: &mut impl fmt::Write, + port: &ScalarizedModuleABIPort, + annotations: ScalarizedModuleABIAnnotations<'_>, + ) -> Result<(), WriteXdcContentsError> { + for annotation in annotations { + match annotation.annotation() { + Annotation::DontTouch(_) + | Annotation::SVAttribute(_) + | Annotation::BlackBoxInline(_) + | Annotation::BlackBoxPath(_) + | Annotation::DocString(_) + | Annotation::CustomFirrtl(_) => {} + Annotation::Lattice(LatticeAnnotation::XdcLocation(XdcLocationAnnotation { + location, + })) => writeln!( + output, + "set_property LOC {} [get_ports {}]", + tcl_escape(location), + tcl_escape(port.scalarized_name()), + )?, + Annotation::Lattice(LatticeAnnotation::XdcIOStandard(XdcIOStandardAnnotation { + value, + })) => writeln!( + output, + "set_property IOSTANDARD {} [get_ports {}]", + tcl_escape(value), + tcl_escape(port.scalarized_name()), + )?, + Annotation::Lattice(LatticeAnnotation::XdcCreateClock( + XdcCreateClockAnnotation { period }, + )) => writeln!( + output, + "create_clock -period {period} [get_ports {}]", + tcl_escape(port.scalarized_name()), + )?, + } + } + Ok(()) + } + fn write_xdc_contents( + &self, + output: &mut String, + top_module: &Module, + ) -> eyre::Result<()> { + let scalarized_module_abi = + ScalarizedModuleABI::new(top_module, self.firrtl_export_options) + .map_err(eyre::Report::from)?; + match scalarized_module_abi.for_each_port_and_annotations(|port, annotations| { + match self.write_xdc_contents_for_port_and_annotations(output, port, annotations) { + Ok(()) => ControlFlow::Continue(()), + Err(e) => ControlFlow::Break(e), + } + }) { + ControlFlow::Continue(()) => {} + ControlFlow::Break(e) => return Err(e.0), + } + XdcFileWriter::run(output, *top_module).map_err(|e| e.0) + } +} + +impl JobKind for YosysNextpnrTrellisWriteXdcFileJobKind { + type Args = YosysNextpnrTrellisWriteXdcFileArgs; + type Job = YosysNextpnrTrellisWriteXdcFile; + type Dependencies = JobKindAndDependencies>; + + fn dependencies(self) -> Self::Dependencies { + Default::default() + } + + fn args_to_jobs( + args: JobArgsAndDependencies, + params: &JobParams, + global_params: &GlobalParams, + ) -> eyre::Result> { + let firrtl_export_options = args + .dependencies + .dependencies + .dependencies + .dependencies + .dependencies + .args + .args + .export_options; + args.args_to_jobs_simple(params, global_params, |_kind, args, dependencies| { + let YosysNextpnrTrellisWriteXdcFileArgs {} = args; + let base_job = dependencies.get_job::(); + Ok(YosysNextpnrTrellisWriteXdcFile { + firrtl_export_options, + output_dir: base_job.output_dir(), + xdc_file: base_job.file_with_ext("xdc"), + }) + }) + } + + fn inputs(self, job: &Self::Job) -> Interned<[JobItemName]> { + [JobItemName::Path { + path: job.output_dir, + }] + .intern_slice() + } + + fn outputs(self, job: &Self::Job) -> Interned<[JobItemName]> { + [JobItemName::Path { path: job.xdc_file }].intern_slice() + } + + fn name(self) -> Interned { + "yosys-nextpnr-trellis-write-xdc-file".intern() + } + + fn external_command_params(self, _job: &Self::Job) -> Option { + None + } + + fn run( + self, + job: &Self::Job, + inputs: &[JobItem], + params: &JobParams, + _global_params: &GlobalParams, + _acquired_job: &mut AcquiredJob, + ) -> eyre::Result> { + assert!(inputs.iter().map(JobItem::name).eq(self.inputs(job))); + let mut xdc = String::new(); + job.write_xdc_contents(&mut xdc, params.main_module())?; + std::fs::write(job.xdc_file, xdc)?; + Ok(vec![JobItem::Path { path: job.xdc_file }]) + } + + fn subcommand_hidden(self) -> bool { + true + } +} + +#[derive(Clone, Copy, PartialEq, Eq, PartialOrd, Ord, Hash, Debug, Default)] +pub struct NextpnrLattice; + +impl ExternalProgramTrait for NextpnrLattice { + fn default_program_name() -> Interned { + "nextpnr-lattice".intern() + } +} + +#[derive(Clone, PartialEq, Eq, Hash, Debug, clap::Args)] +pub struct YosysNextpnrTrellisRunNextpnrArgs { + #[command(flatten)] + pub common: LatticeArgs, + #[arg(long, env = "CHIPDB_DIR", value_hint = clap::ValueHint::DirPath)] + pub nextpnr_lattice_chipdb_dir: PathBuf, + #[arg(long, default_value_t = 0)] + pub nextpnr_lattice_seed: i32, +} + +impl ToArgs for YosysNextpnrTrellisRunNextpnrArgs { + fn to_args(&self, args: &mut (impl WriteArgs + ?Sized)) { + let Self { + common, + nextpnr_lattice_chipdb_dir, + nextpnr_lattice_seed, + } = self; + common.to_args(args); + args.write_long_option_eq("nextpnr-lattice-chipdb-dir", nextpnr_lattice_chipdb_dir); + args.write_display_arg(format_args!("--nextpnr-lattice-seed={nextpnr_lattice_seed}")); + } +} + +#[derive(Clone, PartialEq, Eq, Hash, Debug, Serialize, Deserialize)] +pub struct YosysNextpnrTrellisRunNextpnr { + nextpnr_lattice_chipdb_dir: Interned, + device: Device, + nextpnr_lattice_seed: i32, + xdc_file: Interned, + xdc_file_name: Interned, + json_file: Interned, + json_file_name: Interned, + routed_json_file: Interned, + routed_json_file_name: Interned, + fasm_file: Interned, + fasm_file_name: Interned, +} + +impl YosysNextpnrTrellisRunNextpnr { + fn chipdb_file(&self) -> Interned { + let mut retval = self + .nextpnr_lattice_chipdb_dir + .join(self.device.trellis_device()); + retval.set_extension("bin"); + retval.intern_deref() + } +} + +impl ExternalCommand for YosysNextpnrTrellisRunNextpnr { + type AdditionalArgs = YosysNextpnrTrellisRunNextpnrArgs; + type AdditionalJobData = Self; + type BaseJobPosition = GetJobPositionDependencies< + GetJobPositionDependencies<::BaseJobPosition>, + >; + type Dependencies = JobKindAndDependencies; + type ExternalProgram = NextpnrLattice; + + fn dependencies() -> Self::Dependencies { + Default::default() + } + + fn args_to_jobs( + args: JobArgsAndDependencies>, + params: &JobParams, + global_params: &GlobalParams, + ) -> eyre::Result<( + Self::AdditionalJobData, + ::JobsAndKinds, + )> { + args.args_to_jobs_external_simple(params, global_params, |args, dependencies| { + let YosysNextpnrTrellisRunNextpnrArgs { + common, + nextpnr_lattice_chipdb_dir, + nextpnr_lattice_seed, + } = args.additional_args; + let base_job = dependencies.get_job::(); + let write_xdc_file = dependencies.get_job::(); + let synth = dependencies.get_job::, _>(); + let routed_json_file = base_job.file_with_ext("routed.json"); + let fasm_file = base_job.file_with_ext("fasm"); + Ok(Self { + nextpnr_lattice_chipdb_dir: nextpnr_lattice_chipdb_dir.intern_deref(), + device: common.require_device(base_job.platform(), global_params)?, + nextpnr_lattice_seed, + xdc_file: write_xdc_file.xdc_file, + xdc_file_name: write_xdc_file + .xdc_file + .interned_file_name() + .expect("known to have file name"), + json_file: synth.additional_job_data().json_file(), + json_file_name: synth.additional_job_data().json_file_name(), + routed_json_file, + routed_json_file_name: routed_json_file + .interned_file_name() + .expect("known to have file name"), + fasm_file, + fasm_file_name: fasm_file + .interned_file_name() + .expect("known to have file name"), + }) + }) + } + + fn inputs(job: &ExternalCommandJob) -> Interned<[JobItemName]> { + [ + JobItemName::Path { + path: job.additional_job_data().json_file, + }, + JobItemName::Path { + path: job.additional_job_data().xdc_file, + }, + ] + .intern_slice() + } + + fn output_paths(job: &ExternalCommandJob) -> Interned<[Interned]> { + [ + job.additional_job_data().routed_json_file, + job.additional_job_data().fasm_file, + ] + .intern_slice() + } + + fn command_line_args(job: &ExternalCommandJob, args: &mut W) { + let job_data @ YosysNextpnrTrellisRunNextpnr { + nextpnr_lattice_seed, + xdc_file_name, + json_file_name, + routed_json_file_name, + fasm_file_name, + .. + } = job.additional_job_data(); + args.write_long_option_eq("chipdb", job_data.chipdb_file()); + args.write_long_option_eq("xdc", xdc_file_name); + args.write_long_option_eq("json", json_file_name); + args.write_long_option_eq("write", routed_json_file_name); + args.write_long_option_eq("fasm", fasm_file_name); + args.write_display_arg(format_args!("--seed={nextpnr_lattice_seed}")); + } + + fn current_dir(job: &ExternalCommandJob) -> Option> { + Some(job.output_dir()) + } + + fn job_kind_name() -> Interned { + "yosys-nextpnr-trellis-run-nextpnr".intern() + } + + fn subcommand_hidden() -> bool { + true + } +} + +#[derive(Clone, Copy, PartialEq, Eq, PartialOrd, Ord, Hash, Debug, Default)] +pub struct Xcfasm; + +impl ExternalProgramTrait for Xcfasm { + fn default_program_name() -> Interned { + "xcfasm".intern() + } +} + +#[derive(Clone, PartialEq, Eq, Hash, Debug, clap::Args)] +pub struct YosysNextpnrTrellisArgs { + #[arg(long, env = "DB_DIR", value_hint = clap::ValueHint::DirPath)] + pub prjtrellis_db_dir: PathBuf, +} + +impl ToArgs for YosysNextpnrTrellisArgs { + fn to_args(&self, args: &mut (impl WriteArgs + ?Sized)) { + let Self { prjtrellis_db_dir } = self; + args.write_long_option_eq("prjtrellis-db-dir", prjtrellis_db_dir); + } +} + +#[derive(Clone, PartialEq, Eq, Hash, Debug, Serialize, Deserialize)] +pub struct YosysNextpnrTrellis { + prjtrellis_db_dir: Interned, + device: Device, + fasm_file: Interned, + fasm_file_name: Interned, + frames_file: Interned, + frames_file_name: Interned, + bit_file: Interned, + bit_file_name: Interned, +} + +impl YosysNextpnrTrellis { + fn db_root(&self) -> Interned { + self.prjtrellis_db_dir + .join(self.device.trellis_family()) + .intern_deref() + } + fn part_file(&self) -> Interned { + let mut retval = self.prjtrellis_db_dir.join(self.device.trellis_family()); + retval.push(self.device.trellis_part()); + retval.push("part.yaml"); + retval.intern_deref() + } +} + +impl ExternalCommand for YosysNextpnrTrellis { + type AdditionalArgs = YosysNextpnrTrellisArgs; + type AdditionalJobData = Self; + type BaseJobPosition = GetJobPositionDependencies< + ::BaseJobPosition, + >; + type Dependencies = JobKindAndDependencies>; + type ExternalProgram = Xcfasm; + + fn dependencies() -> Self::Dependencies { + Default::default() + } + + fn args_to_jobs( + args: JobArgsAndDependencies>, + params: &JobParams, + global_params: &GlobalParams, + ) -> eyre::Result<( + Self::AdditionalJobData, + ::JobsAndKinds, + )> { + args.args_to_jobs_external_simple(params, global_params, |args, dependencies| { + let YosysNextpnrTrellisArgs { prjtrellis_db_dir } = args.additional_args; + let base_job = dependencies.get_job::(); + let frames_file = base_job.file_with_ext("frames"); + let bit_file = base_job.file_with_ext("bit"); + Ok(Self { + prjtrellis_db_dir: prjtrellis_db_dir.intern_deref(), + device: dependencies.job.job.additional_job_data().device, + fasm_file: dependencies.job.job.additional_job_data().fasm_file, + fasm_file_name: dependencies.job.job.additional_job_data().fasm_file_name, + frames_file, + frames_file_name: frames_file + .interned_file_name() + .expect("known to have file name"), + bit_file, + bit_file_name: bit_file + .interned_file_name() + .expect("known to have file name"), + }) + }) + } + + fn inputs(job: &ExternalCommandJob) -> Interned<[JobItemName]> { + [JobItemName::Path { + path: job.additional_job_data().fasm_file, + }] + .intern_slice() + } + + fn output_paths(job: &ExternalCommandJob) -> Interned<[Interned]> { + [ + job.additional_job_data().frames_file, + job.additional_job_data().bit_file, + ] + .intern_slice() + } + + fn command_line_args(job: &ExternalCommandJob, args: &mut W) { + let job_data @ YosysNextpnrTrellis { + device, + fasm_file_name, + frames_file_name, + bit_file_name, + .. + } = job.additional_job_data(); + args.write_arg("--sparse"); + args.write_long_option_eq("db-root", job_data.db_root()); + args.write_long_option_eq("part", device.trellis_part()); + args.write_long_option_eq("part_file", job_data.part_file()); + args.write_long_option_eq("fn_in", fasm_file_name); + args.write_long_option_eq("frm_out", frames_file_name); + args.write_long_option_eq("bit_out", bit_file_name); + } + + fn current_dir(job: &ExternalCommandJob) -> Option> { + Some(job.output_dir()) + } + + fn job_kind_name() -> Interned { + "yosys-nextpnr-trellis".intern() + } +} + +pub(crate) fn built_in_job_kinds() -> impl IntoIterator { + [ + DynJobKind::new(YosysNextpnrTrellisWriteYsFileJobKind), + DynJobKind::new(ExternalCommandJobKind::::new()), + DynJobKind::new(YosysNextpnrTrellisWriteXdcFileJobKind), + DynJobKind::new(ExternalCommandJobKind::::new()), + DynJobKind::new(ExternalCommandJobKind::::new()), + ] +} + +pub(crate) fn built_in_platforms() -> impl IntoIterator { + [] +} diff --git a/crates/fayalite/tests/hdl_types.rs b/crates/fayalite/tests/hdl_types.rs index cb3510e..5030282 100644 --- a/crates/fayalite/tests/hdl_types.rs +++ b/crates/fayalite/tests/hdl_types.rs @@ -244,13 +244,3 @@ pub struct MyTypeWithPrivateMembersWithArg { pub(crate) b: MyPubCrateTypeWithArg, pub c: T, } - -#[hdl(outline_generated)] -pub enum EnumWithOnlyOneVariant { - A, -} - -#[hdl(outline_generated)] -pub enum EnumWithOnlyOneVariant2 { - A(T), -} diff --git a/crates/fayalite/tests/sim.rs b/crates/fayalite/tests/sim.rs index e57c064..cbe0b58 100644 --- a/crates/fayalite/tests/sim.rs +++ b/crates/fayalite/tests/sim.rs @@ -7,7 +7,7 @@ use fayalite::{ prelude::*, reset::ResetType, sim::vcd::VcdWriterDecls, - util::{RcWriter, ready_valid::queue}, + util::RcWriter, }; use std::{collections::BTreeMap, num::NonZeroUsize, rc::Rc}; @@ -2495,349 +2495,3 @@ fn test_sim_read_past() { panic!(); } } - -#[hdl_module(outline_generated)] -pub fn last_connect() { - #[hdl] - let inp: HdlOption> = m.input(); - #[hdl] - let out: HdlOption> = m.output(); - connect(out, HdlNone()); - #[hdl] - if let HdlSome(v) = inp { - #[hdl] - let w = wire(); - connect(out, HdlSome(w)); - connect(w, v.len() as u8); - for (i, v) in v.into_iter().enumerate() { - #[hdl] - if v { - connect(w, i as u8); - } - } - } -} - -#[hdl] -#[test] -fn test_last_connect() { - let _n = SourceLocation::normalize_files_for_tests(); - let mut sim = Simulation::new(last_connect()); - let mut writer = RcWriter::default(); - sim.add_trace_writer(VcdWriterDecls::new(writer.clone())); - let bools = [false, true]; - sim.write(sim.io().inp, HdlNone()); - sim.advance_time(SimDuration::from_micros(1)); - let expected: SimValue>> = #[hdl(sim)] - HdlNone(); - assert_eq!(sim.read(sim.io().out), expected); - for a in bools { - for b in bools { - for c in bools { - for d in bools { - let inp = [a, b, c, d]; - sim.write(sim.io().inp, HdlSome(inp)); - sim.advance_time(SimDuration::from_micros(1)); - let mut expected = inp.len() as u8; - for (i, v) in inp.into_iter().enumerate() { - if v { - expected = i as u8; - } - } - let expected: SimValue>> = #[hdl(sim)] - HdlSome(expected); - let out = sim.read(sim.io().out); - println!("expected={expected:?} out={out:?} inp={inp:?}"); - assert_eq!(expected, out); - } - } - } - } - sim.flush_traces().unwrap(); - let vcd = String::from_utf8(writer.take()).unwrap(); - println!("####### VCD:\n{vcd}\n#######"); - if vcd != include_str!("sim/expected/last_connect.vcd") { - panic!(); - } - let sim_debug = format!("{sim:#?}"); - println!("#######\n{sim_debug}\n#######"); - if sim_debug != include_str!("sim/expected/last_connect.txt") { - panic!(); - } -} - -#[track_caller] -#[hdl] -fn test_queue_helper( - capacity: usize, - inp_ready_is_comb: bool, - out_valid_is_comb: bool, - expected_vcd: &str, - expected_sim_debug: &str, -) { - let _n = SourceLocation::normalize_files_for_tests(); - let mut sim = Simulation::new(queue( - UInt::<8>::new_static(), - NonZeroUsize::new(capacity).expect("capacity should be non-zero"), - inp_ready_is_comb, - out_valid_is_comb, - )); - let writer = RcWriter::default(); - sim.add_trace_writer(VcdWriterDecls::new(writer.clone())); - struct DumpVcdOnDrop { - writer: Option, - } - impl Drop for DumpVcdOnDrop { - fn drop(&mut self) { - if let Some(mut writer) = self.writer.take() { - let vcd = String::from_utf8(writer.take()).unwrap(); - println!("####### VCD:\n{vcd}\n#######"); - } - } - } - let mut writer = DumpVcdOnDrop { - writer: Some(writer), - }; - sim.write_clock(sim.io().cd.clk, false); - sim.write_reset(sim.io().cd.rst, true); - let mut input_value = 0u8; - let mut expected_output_value = 0u8; - /// deterministic random numbers - fn rand(mut v: u32) -> bool { - // random 32-bit primes - v = v.wrapping_mul(0xF807B7EF).rotate_left(16); - v ^= 0xA1E24BBA; // random 32-bit constant - v = v.wrapping_mul(0xE9D30017).rotate_left(16); - v = v.wrapping_mul(0x3895AFFB).rotate_left(16); - v & 1 != 0 - } - for cycle in 0..100u32 { - println!("cycle: {cycle}"); - sim.write( - sim.io().inp.data, - if rand(cycle) { - #[hdl(sim)] - HdlSome(input_value) - } else { - #[hdl(sim)] - HdlNone() - }, - ); - sim.write_bool(sim.io().out.ready, rand(u32::MAX / 2 + cycle)); - sim.advance_time(SimDuration::from_nanos(500)); - if !sim.read_reset(sim.io().cd.rst) { - let inp_ready = sim.read_bool(sim.io().inp.ready); - if inp_ready { - #[hdl(sim)] - if let HdlSome(v) = sim.read(sim.io().inp.data) { - println!("enqueued {v}, expected {input_value:#x}"); - assert_eq!(v.as_int(), input_value); - input_value = input_value.wrapping_add(1); - } - } - let out_valid = #[hdl(sim)] - if let HdlSome(v) = sim.read(sim.io().out.data) { - if sim.read_bool(sim.io().out.ready) { - println!("dequeued {v}, expected {expected_output_value:#x}"); - assert_eq!(v.as_int(), expected_output_value); - expected_output_value = expected_output_value.wrapping_add(1); - } - true - } else { - false - }; - assert!(inp_ready || out_valid, "queue isn't making progress"); - } - sim.write_clock(sim.io().cd.clk, true); - sim.advance_time(SimDuration::from_nanos(500)); - sim.write_clock(sim.io().cd.clk, false); - sim.write_reset(sim.io().cd.rst, false); - } - sim.flush_traces().unwrap(); - let vcd = String::from_utf8(writer.writer.take().unwrap().take()).unwrap(); - println!("####### VCD:\n{vcd}\n#######"); - if vcd != expected_vcd { - panic!(); - } - let sim_debug = format!("{sim:#?}"); - println!("#######\n{sim_debug}\n#######"); - if sim_debug != expected_sim_debug { - panic!(); - } -} - -#[test] -fn test_queue_1_false_false() { - test_queue_helper( - 1, - false, - false, - include_str!("sim/expected/queue_1_false_false.vcd"), - include_str!("sim/expected/queue_1_false_false.txt"), - ); -} - -#[test] -fn test_queue_1_false_true() { - test_queue_helper( - 1, - false, - true, - include_str!("sim/expected/queue_1_false_true.vcd"), - include_str!("sim/expected/queue_1_false_true.txt"), - ); -} - -#[test] -fn test_queue_1_true_false() { - test_queue_helper( - 1, - true, - false, - include_str!("sim/expected/queue_1_true_false.vcd"), - include_str!("sim/expected/queue_1_true_false.txt"), - ); -} - -#[test] -fn test_queue_1_true_true() { - test_queue_helper( - 1, - true, - true, - include_str!("sim/expected/queue_1_true_true.vcd"), - include_str!("sim/expected/queue_1_true_true.txt"), - ); -} - -#[test] -fn test_queue_2_false_false() { - test_queue_helper( - 2, - false, - false, - include_str!("sim/expected/queue_2_false_false.vcd"), - include_str!("sim/expected/queue_2_false_false.txt"), - ); -} - -#[test] -fn test_queue_2_false_true() { - test_queue_helper( - 2, - false, - true, - include_str!("sim/expected/queue_2_false_true.vcd"), - include_str!("sim/expected/queue_2_false_true.txt"), - ); -} - -#[test] -fn test_queue_2_true_false() { - test_queue_helper( - 2, - true, - false, - include_str!("sim/expected/queue_2_true_false.vcd"), - include_str!("sim/expected/queue_2_true_false.txt"), - ); -} - -#[test] -fn test_queue_2_true_true() { - test_queue_helper( - 2, - true, - true, - include_str!("sim/expected/queue_2_true_true.vcd"), - include_str!("sim/expected/queue_2_true_true.txt"), - ); -} - -#[test] -fn test_queue_3_false_false() { - test_queue_helper( - 3, - false, - false, - include_str!("sim/expected/queue_3_false_false.vcd"), - include_str!("sim/expected/queue_3_false_false.txt"), - ); -} - -#[test] -fn test_queue_3_false_true() { - test_queue_helper( - 3, - false, - true, - include_str!("sim/expected/queue_3_false_true.vcd"), - include_str!("sim/expected/queue_3_false_true.txt"), - ); -} - -#[test] -fn test_queue_3_true_false() { - test_queue_helper( - 3, - true, - false, - include_str!("sim/expected/queue_3_true_false.vcd"), - include_str!("sim/expected/queue_3_true_false.txt"), - ); -} - -#[test] -fn test_queue_3_true_true() { - test_queue_helper( - 3, - true, - true, - include_str!("sim/expected/queue_3_true_true.vcd"), - include_str!("sim/expected/queue_3_true_true.txt"), - ); -} - -#[test] -fn test_queue_4_false_false() { - test_queue_helper( - 4, - false, - false, - include_str!("sim/expected/queue_4_false_false.vcd"), - include_str!("sim/expected/queue_4_false_false.txt"), - ); -} - -#[test] -fn test_queue_4_false_true() { - test_queue_helper( - 4, - false, - true, - include_str!("sim/expected/queue_4_false_true.vcd"), - include_str!("sim/expected/queue_4_false_true.txt"), - ); -} - -#[test] -fn test_queue_4_true_false() { - test_queue_helper( - 4, - true, - false, - include_str!("sim/expected/queue_4_true_false.vcd"), - include_str!("sim/expected/queue_4_true_false.txt"), - ); -} - -#[test] -fn test_queue_4_true_true() { - test_queue_helper( - 4, - true, - true, - include_str!("sim/expected/queue_4_true_true.vcd"), - include_str!("sim/expected/queue_4_true_true.txt"), - ); -} diff --git a/crates/fayalite/tests/sim/expected/array_rw.vcd b/crates/fayalite/tests/sim/expected/array_rw.vcd index fefce5f..8ede394 100644 --- a/crates/fayalite/tests/sim/expected/array_rw.vcd +++ b/crates/fayalite/tests/sim/expected/array_rw.vcd @@ -1,283 +1,283 @@ $timescale 1 ps $end $scope module array_rw $end $scope struct array_in $end -$var wire 8 Yvfu^ \[0] $end -$var wire 8 |Cs`W \[1] $end -$var wire 8 M!nsb \[2] $end -$var wire 8 59L{w \[3] $end -$var wire 8 o2+|F \[4] $end -$var wire 8 ikzV5 \[5] $end -$var wire 8 [E$Z* \[6] $end -$var wire 8 ?"~01 \[7] $end -$var wire 8 /kghT \[8] $end -$var wire 8 +}(9) \[9] $end -$var wire 8 iMP}= \[10] $end -$var wire 8 2M0tL \[11] $end -$var wire 8 :AjkA \[12] $end -$var wire 8 VM_:8 \[13] $end -$var wire 8 UveL2 \[14] $end -$var wire 8 A)9Z6 \[15] $end +$var wire 8 ! \[0] $end +$var wire 8 " \[1] $end +$var wire 8 # \[2] $end +$var wire 8 $ \[3] $end +$var wire 8 % \[4] $end +$var wire 8 & \[5] $end +$var wire 8 ' \[6] $end +$var wire 8 ( \[7] $end +$var wire 8 ) \[8] $end +$var wire 8 * \[9] $end +$var wire 8 + \[10] $end +$var wire 8 , \[11] $end +$var wire 8 - \[12] $end +$var wire 8 . \[13] $end +$var wire 8 / \[14] $end +$var wire 8 0 \[15] $end $upscope $end $scope struct array_out $end -$var wire 8 2zdj1 \[0] $end -$var wire 8 =;m_[ \[1] $end -$var wire 8 @9Hd \[2] $end -$var wire 8 C:="| \[3] $end -$var wire 8 IDk7# \[4] $end -$var wire 8 i]E1i \[5] $end -$var wire 8 tK,M] \[6] $end -$var wire 8 tGp!\ \[7] $end -$var wire 8 ."qjK \[8] $end -$var wire 8 AUO:R \[9] $end -$var wire 8 'kx`n \[10] $end -$var wire 8 U&(K\ \[11] $end -$var wire 8 q0H<( \[14] $end -$var wire 8 ARhXJ \[15] $end +$var wire 8 1 \[0] $end +$var wire 8 2 \[1] $end +$var wire 8 3 \[2] $end +$var wire 8 4 \[3] $end +$var wire 8 5 \[4] $end +$var wire 8 6 \[5] $end +$var wire 8 7 \[6] $end +$var wire 8 8 \[7] $end +$var wire 8 9 \[8] $end +$var wire 8 : \[9] $end +$var wire 8 ; \[10] $end +$var wire 8 < \[11] $end +$var wire 8 = \[12] $end +$var wire 8 > \[13] $end +$var wire 8 ? \[14] $end +$var wire 8 @ \[15] $end $upscope $end -$var wire 8 -n:7@ read_index $end -$var wire 8 >h<=Z read_data $end -$var wire 8 [xld3 write_index $end -$var wire 8 J+DYh write_data $end -$var wire 1 z,@WW write_en $end +$var wire 8 A read_index $end +$var wire 8 B read_data $end +$var wire 8 C write_index $end +$var wire 8 D write_data $end +$var wire 1 E write_en $end $scope struct array_wire $end -$var wire 8 B{KJS \[0] $end -$var wire 8 V'K*& \[1] $end -$var wire 8 4zI$O \[2] $end -$var wire 8 %TTk[ \[3] $end -$var wire 8 IgSeY \[4] $end -$var wire 8 &&1T" \[5] $end -$var wire 8 5)-l\ \[6] $end -$var wire 8 0RsLb \[7] $end -$var wire 8 T>:}D \[8] $end -$var wire 8 DPpZ* \[9] $end -$var wire 8 %E(nf \[10] $end -$var wire 8 2'pba \[11] $end -$var wire 8 e/c1: \[12] $end -$var wire 8 ;w.C7 \[13] $end -$var wire 8 fwdfu \[14] $end -$var wire 8 *R\vx \[15] $end +$var wire 8 F \[0] $end +$var wire 8 G \[1] $end +$var wire 8 H \[2] $end +$var wire 8 I \[3] $end +$var wire 8 J \[4] $end +$var wire 8 K \[5] $end +$var wire 8 L \[6] $end +$var wire 8 M \[7] $end +$var wire 8 N \[8] $end +$var wire 8 O \[9] $end +$var wire 8 P \[10] $end +$var wire 8 Q \[11] $end +$var wire 8 R \[12] $end +$var wire 8 S \[13] $end +$var wire 8 T \[14] $end +$var wire 8 U \[15] $end $upscope $end $upscope $end $enddefinitions $end $dumpvars -b11111111 Yvfu^ -b1111111 |Cs`W -b111111 M!nsb -b11111 59L{w -b1111 o2+|F -b111 ikzV5 -b11 [E$Z* -b1 ?"~01 -b0 /kghT -b10000000 +}(9) -b11000000 iMP}= -b11100000 2M0tL -b11110000 :AjkA -b11111000 VM_:8 -b11111100 UveL2 -b11111110 A)9Z6 -b11111111 2zdj1 -b1111111 =;m_[ -b111111 @9Hd -b11111 C:="| -b1111 IDk7# -b111 i]E1i -b11 tK,M] -b1 tGp!\ -b0 ."qjK -b10000000 AUO:R -b11000000 'kx`n -b11100000 U&(K\ -b11110000 q0H<( -b11111110 ARhXJ -b0 -n:7@ -b11111111 >h<=Z -b0 [xld3 -b0 J+DYh -0z,@WW -b11111111 B{KJS -b1111111 V'K*& -b111111 4zI$O -b11111 %TTk[ -b1111 IgSeY -b111 &&1T" -b11 5)-l\ -b1 0RsLb -b0 T>:}D -b10000000 DPpZ* -b11000000 %E(nf -b11100000 2'pba -b11110000 e/c1: -b11111000 ;w.C7 -b11111100 fwdfu -b11111110 *R\vx +b11111111 ! +b1111111 " +b111111 # +b11111 $ +b1111 % +b111 & +b11 ' +b1 ( +b0 ) +b10000000 * +b11000000 + +b11100000 , +b11110000 - +b11111000 . +b11111100 / +b11111110 0 +b11111111 1 +b1111111 2 +b111111 3 +b11111 4 +b1111 5 +b111 6 +b11 7 +b1 8 +b0 9 +b10000000 : +b11000000 ; +b11100000 < +b11110000 = +b11111000 > +b11111100 ? +b11111110 @ +b0 A +b11111111 B +b0 C +b0 D +0E +b11111111 F +b1111111 G +b111111 H +b11111 I +b1111 J +b111 K +b11 L +b1 M +b0 N +b10000000 O +b11000000 P +b11100000 Q +b11110000 R +b11111000 S +b11111100 T +b11111110 U $end #1000000 -b1 -n:7@ -b1111111 >h<=Z +b1 A +b1111111 B #2000000 -b10 -n:7@ -b111111 >h<=Z +b10 A +b111111 B #3000000 -b11 -n:7@ -b11111 >h<=Z +b11 A +b11111 B #4000000 -b100 -n:7@ -b1111 >h<=Z +b100 A +b1111 B #5000000 -b101 -n:7@ -b111 >h<=Z +b101 A +b111 B #6000000 -b110 -n:7@ -b11 >h<=Z +b110 A +b11 B #7000000 -b111 -n:7@ -b1 >h<=Z +b111 A +b1 B #8000000 -b1000 -n:7@ -b0 >h<=Z +b1000 A +b0 B #9000000 -b1001 -n:7@ -b10000000 >h<=Z +b1001 A +b10000000 B #10000000 -b1010 -n:7@ -b11000000 >h<=Z +b1010 A +b11000000 B #11000000 -b1011 -n:7@ -b11100000 >h<=Z +b1011 A +b11100000 B #12000000 -b1100 -n:7@ -b11110000 >h<=Z +b1100 A +b11110000 B #13000000 -b1101 -n:7@ -b11111000 >h<=Z +b1101 A +b11111000 B #14000000 -b1110 -n:7@ -b11111100 >h<=Z +b1110 A +b11111100 B #15000000 -b1111 -n:7@ -b11111110 >h<=Z +b1111 A +b11111110 B #16000000 -b10000 -n:7@ -b0 >h<=Z +b10000 A +b0 B #17000000 -b0 2zdj1 -b0 -n:7@ -1z,@WW -b0 B{KJS +b0 1 +b0 A +1E +b0 F #18000000 -b11111111 2zdj1 -b1 =;m_[ -b11111111 >h<=Z -b1 [xld3 -b1 J+DYh -b11111111 B{KJS -b1 V'K*& +b11111111 1 +b1 2 +b11111111 B +b1 C +b1 D +b11111111 F +b1 G #19000000 -b1111111 =;m_[ -b100 @9Hd -b10 [xld3 -b100 J+DYh -b1111111 V'K*& -b100 4zI$O +b1111111 2 +b100 3 +b10 C +b100 D +b1111111 G +b100 H #20000000 -b111111 @9Hd -b1001 C:="| -b11 [xld3 -b1001 J+DYh -b111111 4zI$O -b1001 %TTk[ +b111111 3 +b1001 4 +b11 C +b1001 D +b111111 H +b1001 I #21000000 -b11111 C:="| -b10000 IDk7# -b100 [xld3 -b10000 J+DYh -b11111 %TTk[ -b10000 IgSeY +b11111 4 +b10000 5 +b100 C +b10000 D +b11111 I +b10000 J #22000000 -b1111 IDk7# -b11001 i]E1i -b101 [xld3 -b11001 J+DYh -b1111 IgSeY -b11001 &&1T" +b1111 5 +b11001 6 +b101 C +b11001 D +b1111 J +b11001 K #23000000 -b111 i]E1i -b100100 tK,M] -b110 [xld3 -b100100 J+DYh -b111 &&1T" -b100100 5)-l\ +b111 6 +b100100 7 +b110 C +b100100 D +b111 K +b100100 L #24000000 -b11 tK,M] -b110001 tGp!\ -b111 [xld3 -b110001 J+DYh -b11 5)-l\ -b110001 0RsLb +b11 7 +b110001 8 +b111 C +b110001 D +b11 L +b110001 M #25000000 -b1 tGp!\ -b1000000 ."qjK -b1000 [xld3 -b1000000 J+DYh -b1 0RsLb -b1000000 T>:}D +b1 8 +b1000000 9 +b1000 C +b1000000 D +b1 M +b1000000 N #26000000 -b0 ."qjK -b1010001 AUO:R -b1001 [xld3 -b1010001 J+DYh -b0 T>:}D -b1010001 DPpZ* +b0 9 +b1010001 : +b1001 C +b1010001 D +b0 N +b1010001 O #27000000 -b10000000 AUO:R -b1100100 'kx`n -b1010 [xld3 -b1100100 J+DYh -b10000000 DPpZ* -b1100100 %E(nf +b10000000 : +b1100100 ; +b1010 C +b1100100 D +b10000000 O +b1100100 P #28000000 -b11000000 'kx`n -b1111001 U&(K\ -b1011 [xld3 -b1111001 J+DYh -b11000000 %E(nf -b1111001 2'pba +b11000000 ; +b1111001 < +b1011 C +b1111001 D +b11000000 P +b1111001 Q #29000000 -b11100000 U&(K\ -b10010000 q +b1101 C +b10101001 D +b11110000 R +b10101001 S #31000000 -b11111000 zvj)] -b11000100 >0H<( -b1110 [xld3 -b11000100 J+DYh -b11111000 ;w.C7 -b11000100 fwdfu +b11111000 > +b11000100 ? +b1110 C +b11000100 D +b11111000 S +b11000100 T #32000000 -b11111100 >0H<( -b11100001 ARhXJ -b1111 [xld3 -b11100001 J+DYh -b11111100 fwdfu -b11100001 *R\vx +b11111100 ? +b11100001 @ +b1111 C +b11100001 D +b11111100 T +b11100001 U #33000000 -b11111110 ARhXJ -b10000 [xld3 -b0 J+DYh -b11111110 *R\vx +b11111110 @ +b10000 C +b0 D +b11111110 U #34000000 diff --git a/crates/fayalite/tests/sim/expected/conditional_assignment_last.vcd b/crates/fayalite/tests/sim/expected/conditional_assignment_last.vcd index 96a9fba..dd9a85a 100644 --- a/crates/fayalite/tests/sim/expected/conditional_assignment_last.vcd +++ b/crates/fayalite/tests/sim/expected/conditional_assignment_last.vcd @@ -1,14 +1,14 @@ $timescale 1 ps $end $scope module conditional_assignment_last $end -$var wire 1 xt~(W i $end -$var wire 1 6:7im w $end +$var wire 1 ! i $end +$var wire 1 " w $end $upscope $end $enddefinitions $end $dumpvars -0xt~(W -16:7im +0! +1" $end #1000000 -1xt~(W -06:7im +1! +0" #2000000 diff --git a/crates/fayalite/tests/sim/expected/connect_const_reset.vcd b/crates/fayalite/tests/sim/expected/connect_const_reset.vcd index f6e228a..50b427c 100644 --- a/crates/fayalite/tests/sim/expected/connect_const_reset.vcd +++ b/crates/fayalite/tests/sim/expected/connect_const_reset.vcd @@ -1,11 +1,11 @@ $timescale 1 ps $end $scope module connect_const_reset $end -$var wire 1 8ke|= reset_out $end -$var wire 1 {"c@= bit_out $end +$var wire 1 ! reset_out $end +$var wire 1 " bit_out $end $upscope $end $enddefinitions $end $dumpvars -18ke|= -1{"c@= +1! +1" $end #1000000 diff --git a/crates/fayalite/tests/sim/expected/counter_async.txt b/crates/fayalite/tests/sim/expected/counter_async.txt index 2bdd665..86bde88 100644 --- a/crates/fayalite/tests/sim/expected/counter_async.txt +++ b/crates/fayalite/tests/sim/expected/counter_async.txt @@ -123,62 +123,58 @@ Simulation { dest: StatePartIndex(3), // (0x3) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg", ty: UInt<4> }, src: StatePartIndex(5), // (0x3) SlotDebugData { name: "", ty: UInt<4> }, }, - 8: Copy { - dest: StatePartIndex(4), // (0x4) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg$next", ty: UInt<4> }, - src: StatePartIndex(3), // (0x3) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg", ty: UInt<4> }, - }, // at: module-XXXXXXXXXX.rs:1:1 - 9: Add { + 8: Add { dest: StatePartIndex(8), // (0x4) SlotDebugData { name: "", ty: UInt<5> }, lhs: StatePartIndex(3), // (0x3) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg", ty: UInt<4> }, rhs: StatePartIndex(7), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, }, - 10: CastToUInt { + 9: CastToUInt { dest: StatePartIndex(9), // (0x4) SlotDebugData { name: "", ty: UInt<4> }, src: StatePartIndex(8), // (0x4) SlotDebugData { name: "", ty: UInt<5> }, dest_width: 4, }, // at: module-XXXXXXXXXX.rs:4:1 - 11: Copy { + 10: Copy { dest: StatePartIndex(4), // (0x4) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg$next", ty: UInt<4> }, src: StatePartIndex(9), // (0x4) SlotDebugData { name: "", ty: UInt<4> }, }, // at: module-XXXXXXXXXX.rs:6:1 - 12: Copy { + 11: Copy { dest: StatePartIndex(2), // (0x3) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count", ty: UInt<4> }, src: StatePartIndex(3), // (0x3) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg", ty: UInt<4> }, }, // at: module-XXXXXXXXXX.rs:3:1 - 13: BranchIfSmallNonZero { - target: 17, + 12: BranchIfSmallNonZero { + target: 16, value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 14: BranchIfSmallZero { - target: 18, + 13: BranchIfSmallZero { + target: 17, value: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 15: Copy { + 14: Copy { dest: StatePartIndex(3), // (0x3) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg", ty: UInt<4> }, src: StatePartIndex(4), // (0x4) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg$next", ty: UInt<4> }, }, - 16: Branch { - target: 18, + 15: Branch { + target: 17, }, - 17: Copy { + 16: Copy { dest: StatePartIndex(3), // (0x3) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg", ty: UInt<4> }, src: StatePartIndex(5), // (0x3) SlotDebugData { name: "", ty: UInt<4> }, }, - 18: XorSmallImmediate { + 17: XorSmallImmediate { dest: StatePartIndex(0), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: 0x1, }, // at: module-XXXXXXXXXX.rs:1:1 - 19: Return, + 18: Return, ], .. }, - pc: 19, + pc: 18, memory_write_log: [], memories: StatePart { value: [], diff --git a/crates/fayalite/tests/sim/expected/counter_async.vcd b/crates/fayalite/tests/sim/expected/counter_async.vcd index d40f10f..dab690f 100644 --- a/crates/fayalite/tests/sim/expected/counter_async.vcd +++ b/crates/fayalite/tests/sim/expected/counter_async.vcd @@ -1,217 +1,217 @@ $timescale 1 ps $end $scope module counter $end $scope struct cd $end -$var wire 1 `[J;" clk $end -$var wire 1 4pZx7 rst $end +$var wire 1 ! clk $end +$var wire 1 " rst $end $upscope $end -$var wire 4 rPs;{ count $end -$var reg 4 6_+(g count_reg $end +$var wire 4 # count $end +$var reg 4 $ count_reg $end $upscope $end $enddefinitions $end $dumpvars -0`[J;" -04pZx7 -b0 rPs;{ -b0 6_+(g +0! +0" +b0 # +b0 $ $end #500000 -14pZx7 -b11 rPs;{ -b11 6_+(g +1" +b11 # +b11 $ #1000000 -1`[J;" +1! #1500000 -04pZx7 +0" #2000000 -0`[J;" +0! #3000000 -1`[J;" -b100 rPs;{ -b100 6_+(g +1! +b100 # +b100 $ #4000000 -0`[J;" +0! #5000000 -1`[J;" -b101 rPs;{ -b101 6_+(g +1! +b101 # +b101 $ #6000000 -0`[J;" +0! #7000000 -1`[J;" -b110 rPs;{ -b110 6_+(g +1! +b110 # +b110 $ #8000000 -0`[J;" +0! #9000000 -1`[J;" -b111 rPs;{ -b111 6_+(g +1! +b111 # +b111 $ #10000000 -0`[J;" +0! #11000000 -1`[J;" -b1000 rPs;{ -b1000 6_+(g +1! +b1000 # +b1000 $ #12000000 -0`[J;" +0! #13000000 -1`[J;" -b1001 rPs;{ -b1001 6_+(g +1! +b1001 # +b1001 $ #14000000 -0`[J;" +0! #15000000 -1`[J;" -b1010 rPs;{ -b1010 6_+(g +1! +b1010 # +b1010 $ #16000000 -0`[J;" +0! #17000000 -1`[J;" -b1011 rPs;{ -b1011 6_+(g +1! +b1011 # +b1011 $ #18000000 -0`[J;" +0! #19000000 -1`[J;" -b1100 rPs;{ -b1100 6_+(g +1! +b1100 # +b1100 $ #20000000 -0`[J;" +0! #21000000 -1`[J;" -b1101 rPs;{ -b1101 6_+(g +1! +b1101 # +b1101 $ #22000000 -0`[J;" +0! #23000000 -1`[J;" -b1110 rPs;{ -b1110 6_+(g +1! +b1110 # +b1110 $ #24000000 -0`[J;" +0! #25000000 -1`[J;" -b1111 rPs;{ -b1111 6_+(g +1! +b1111 # +b1111 $ #26000000 -0`[J;" +0! #27000000 -1`[J;" -b0 rPs;{ -b0 6_+(g +1! +b0 # +b0 $ #28000000 -0`[J;" +0! #29000000 -1`[J;" -b1 rPs;{ -b1 6_+(g +1! +b1 # +b1 $ #30000000 -0`[J;" +0! #31000000 -1`[J;" -b10 rPs;{ -b10 6_+(g +1! +b10 # +b10 $ #32000000 -0`[J;" +0! #33000000 -1`[J;" -b11 rPs;{ -b11 6_+(g +1! +b11 # +b11 $ #34000000 -0`[J;" +0! #35000000 -1`[J;" -b100 rPs;{ -b100 6_+(g +1! +b100 # +b100 $ #36000000 -0`[J;" +0! #37000000 -1`[J;" -b101 rPs;{ -b101 6_+(g +1! +b101 # +b101 $ #38000000 -0`[J;" +0! #39000000 -1`[J;" -b110 rPs;{ -b110 6_+(g +1! +b110 # +b110 $ #40000000 -0`[J;" +0! #41000000 -1`[J;" -b111 rPs;{ -b111 6_+(g +1! +b111 # +b111 $ #42000000 -0`[J;" +0! #43000000 -1`[J;" -b1000 rPs;{ -b1000 6_+(g +1! +b1000 # +b1000 $ #44000000 -0`[J;" +0! #45000000 -1`[J;" -b1001 rPs;{ -b1001 6_+(g +1! +b1001 # +b1001 $ #46000000 -0`[J;" +0! #47000000 -1`[J;" -b1010 rPs;{ -b1010 6_+(g +1! +b1010 # +b1010 $ #48000000 -0`[J;" +0! #49000000 -1`[J;" -b1011 rPs;{ -b1011 6_+(g +1! +b1011 # +b1011 $ #50000000 -0`[J;" +0! #51000000 -1`[J;" -b1100 rPs;{ -b1100 6_+(g +1! +b1100 # +b1100 $ #52000000 -0`[J;" +0! #53000000 -1`[J;" -b1101 rPs;{ -b1101 6_+(g +1! +b1101 # +b1101 $ #54000000 -0`[J;" +0! #55000000 -1`[J;" -b1110 rPs;{ -b1110 6_+(g +1! +b1110 # +b1110 $ #56000000 -0`[J;" +0! #57000000 -1`[J;" -b1111 rPs;{ -b1111 6_+(g +1! +b1111 # +b1111 $ #58000000 -0`[J;" +0! #59000000 -1`[J;" -b0 rPs;{ -b0 6_+(g +1! +b0 # +b0 $ #60000000 -0`[J;" +0! #61000000 -1`[J;" -b1 rPs;{ -b1 6_+(g +1! +b1 # +b1 $ #62000000 -0`[J;" +0! #63000000 -1`[J;" -b10 rPs;{ -b10 6_+(g +1! +b10 # +b10 $ #64000000 -0`[J;" +0! #65000000 -1`[J;" -b11 rPs;{ -b11 6_+(g +1! +b11 # +b11 $ #66000000 diff --git a/crates/fayalite/tests/sim/expected/counter_sync.txt b/crates/fayalite/tests/sim/expected/counter_sync.txt index 87c2098..0a7517e 100644 --- a/crates/fayalite/tests/sim/expected/counter_sync.txt +++ b/crates/fayalite/tests/sim/expected/counter_sync.txt @@ -102,65 +102,61 @@ Simulation { src: StatePartIndex(7), // (0x4) SlotDebugData { name: "", ty: UInt<5> }, dest_width: 4, }, + // at: module-XXXXXXXXXX.rs:4:1 + 4: Copy { + dest: StatePartIndex(4), // (0x4) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg$next", ty: UInt<4> }, + src: StatePartIndex(8), // (0x4) SlotDebugData { name: "", ty: UInt<4> }, + }, // at: module-XXXXXXXXXX.rs:3:1 - 4: IsNonZeroDestIsSmall { + 5: IsNonZeroDestIsSmall { dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::cd.rst", ty: SyncReset }, }, - 5: IsNonZeroDestIsSmall { + 6: IsNonZeroDestIsSmall { dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(0), // (0x1) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::cd.clk", ty: Clock }, }, - 6: AndSmall { + 7: AndSmall { dest: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: StatePartIndex(0), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 7: Copy { - dest: StatePartIndex(4), // (0x4) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg$next", ty: UInt<4> }, - src: StatePartIndex(3), // (0x3) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg", ty: UInt<4> }, - }, - // at: module-XXXXXXXXXX.rs:4:1 - 8: Copy { - dest: StatePartIndex(4), // (0x4) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg$next", ty: UInt<4> }, - src: StatePartIndex(8), // (0x4) SlotDebugData { name: "", ty: UInt<4> }, - }, // at: module-XXXXXXXXXX.rs:1:1 - 9: Const { + 8: Const { dest: StatePartIndex(5), // (0x3) SlotDebugData { name: "", ty: UInt<4> }, value: 0x3, }, // at: module-XXXXXXXXXX.rs:3:1 - 10: BranchIfSmallZero { - target: 15, + 9: BranchIfSmallZero { + target: 14, value: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 11: BranchIfSmallNonZero { - target: 14, + 10: BranchIfSmallNonZero { + target: 13, value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 12: Copy { + 11: Copy { dest: StatePartIndex(3), // (0x3) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg", ty: UInt<4> }, src: StatePartIndex(4), // (0x4) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg$next", ty: UInt<4> }, }, - 13: Branch { - target: 15, + 12: Branch { + target: 14, }, - 14: Copy { + 13: Copy { dest: StatePartIndex(3), // (0x3) SlotDebugData { name: "InstantiatedModule(counter: counter).counter::count_reg", ty: UInt<4> }, src: StatePartIndex(5), // (0x3) SlotDebugData { name: "", ty: UInt<4> }, }, - 15: XorSmallImmediate { + 14: XorSmallImmediate { dest: StatePartIndex(0), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: 0x1, }, // at: module-XXXXXXXXXX.rs:1:1 - 16: Return, + 15: Return, ], .. }, - pc: 16, + pc: 15, memory_write_log: [], memories: StatePart { value: [], diff --git a/crates/fayalite/tests/sim/expected/counter_sync.vcd b/crates/fayalite/tests/sim/expected/counter_sync.vcd index f6a8177..9504a30 100644 --- a/crates/fayalite/tests/sim/expected/counter_sync.vcd +++ b/crates/fayalite/tests/sim/expected/counter_sync.vcd @@ -1,214 +1,214 @@ $timescale 1 ps $end $scope module counter $end $scope struct cd $end -$var wire 1 `[J;" clk $end -$var wire 1 4pZx7 rst $end +$var wire 1 ! clk $end +$var wire 1 " rst $end $upscope $end -$var wire 4 rPs;{ count $end -$var reg 4 6_+(g count_reg $end +$var wire 4 # count $end +$var reg 4 $ count_reg $end $upscope $end $enddefinitions $end $dumpvars -0`[J;" -14pZx7 -b0 rPs;{ -b0 6_+(g +0! +1" +b0 # +b0 $ $end #1000000 -1`[J;" -b11 rPs;{ -b11 6_+(g -04pZx7 +1! +b11 # +b11 $ +0" #2000000 -0`[J;" +0! #3000000 -1`[J;" -b100 rPs;{ -b100 6_+(g +1! +b100 # +b100 $ #4000000 -0`[J;" +0! #5000000 -1`[J;" -b101 rPs;{ -b101 6_+(g +1! +b101 # +b101 $ #6000000 -0`[J;" +0! #7000000 -1`[J;" -b110 rPs;{ -b110 6_+(g +1! +b110 # +b110 $ #8000000 -0`[J;" +0! #9000000 -1`[J;" -b111 rPs;{ -b111 6_+(g +1! +b111 # +b111 $ #10000000 -0`[J;" +0! #11000000 -1`[J;" -b1000 rPs;{ -b1000 6_+(g +1! +b1000 # +b1000 $ #12000000 -0`[J;" +0! #13000000 -1`[J;" -b1001 rPs;{ -b1001 6_+(g +1! +b1001 # +b1001 $ #14000000 -0`[J;" +0! #15000000 -1`[J;" -b1010 rPs;{ -b1010 6_+(g +1! +b1010 # +b1010 $ #16000000 -0`[J;" +0! #17000000 -1`[J;" -b1011 rPs;{ -b1011 6_+(g +1! +b1011 # +b1011 $ #18000000 -0`[J;" +0! #19000000 -1`[J;" -b1100 rPs;{ -b1100 6_+(g +1! +b1100 # +b1100 $ #20000000 -0`[J;" +0! #21000000 -1`[J;" -b1101 rPs;{ -b1101 6_+(g +1! +b1101 # +b1101 $ #22000000 -0`[J;" +0! #23000000 -1`[J;" -b1110 rPs;{ -b1110 6_+(g +1! +b1110 # +b1110 $ #24000000 -0`[J;" +0! #25000000 -1`[J;" -b1111 rPs;{ -b1111 6_+(g +1! +b1111 # +b1111 $ #26000000 -0`[J;" +0! #27000000 -1`[J;" -b0 rPs;{ -b0 6_+(g +1! +b0 # +b0 $ #28000000 -0`[J;" +0! #29000000 -1`[J;" -b1 rPs;{ -b1 6_+(g +1! +b1 # +b1 $ #30000000 -0`[J;" +0! #31000000 -1`[J;" -b10 rPs;{ -b10 6_+(g +1! +b10 # +b10 $ #32000000 -0`[J;" +0! #33000000 -1`[J;" -b11 rPs;{ -b11 6_+(g +1! +b11 # +b11 $ #34000000 -0`[J;" +0! #35000000 -1`[J;" -b100 rPs;{ -b100 6_+(g +1! +b100 # +b100 $ #36000000 -0`[J;" +0! #37000000 -1`[J;" -b101 rPs;{ -b101 6_+(g +1! +b101 # +b101 $ #38000000 -0`[J;" +0! #39000000 -1`[J;" -b110 rPs;{ -b110 6_+(g +1! +b110 # +b110 $ #40000000 -0`[J;" +0! #41000000 -1`[J;" -b111 rPs;{ -b111 6_+(g +1! +b111 # +b111 $ #42000000 -0`[J;" +0! #43000000 -1`[J;" -b1000 rPs;{ -b1000 6_+(g +1! +b1000 # +b1000 $ #44000000 -0`[J;" +0! #45000000 -1`[J;" -b1001 rPs;{ -b1001 6_+(g +1! +b1001 # +b1001 $ #46000000 -0`[J;" +0! #47000000 -1`[J;" -b1010 rPs;{ -b1010 6_+(g +1! +b1010 # +b1010 $ #48000000 -0`[J;" +0! #49000000 -1`[J;" -b1011 rPs;{ -b1011 6_+(g +1! +b1011 # +b1011 $ #50000000 -0`[J;" +0! #51000000 -1`[J;" -b1100 rPs;{ -b1100 6_+(g +1! +b1100 # +b1100 $ #52000000 -0`[J;" +0! #53000000 -1`[J;" -b1101 rPs;{ -b1101 6_+(g +1! +b1101 # +b1101 $ #54000000 -0`[J;" +0! #55000000 -1`[J;" -b1110 rPs;{ -b1110 6_+(g +1! +b1110 # +b1110 $ #56000000 -0`[J;" +0! #57000000 -1`[J;" -b1111 rPs;{ -b1111 6_+(g +1! +b1111 # +b1111 $ #58000000 -0`[J;" +0! #59000000 -1`[J;" -b0 rPs;{ -b0 6_+(g +1! +b0 # +b0 $ #60000000 -0`[J;" +0! #61000000 -1`[J;" -b1 rPs;{ -b1 6_+(g +1! +b1 # +b1 $ #62000000 -0`[J;" +0! #63000000 -1`[J;" -b10 rPs;{ -b10 6_+(g +1! +b10 # +b10 $ #64000000 -0`[J;" +0! #65000000 -1`[J;" -b11 rPs;{ -b11 6_+(g +1! +b11 # +b11 $ #66000000 diff --git a/crates/fayalite/tests/sim/expected/duplicate_names.vcd b/crates/fayalite/tests/sim/expected/duplicate_names.vcd index 238c074..1e9f6c6 100644 --- a/crates/fayalite/tests/sim/expected/duplicate_names.vcd +++ b/crates/fayalite/tests/sim/expected/duplicate_names.vcd @@ -1,11 +1,11 @@ $timescale 1 ps $end $scope module duplicate_names $end -$var wire 8 7[_7. w $end -$var wire 8 7[_7." w_2 $end +$var wire 8 ! w $end +$var wire 8 " w_2 $end $upscope $end $enddefinitions $end $dumpvars -b101 7[_7. -b110 7[_7." +b101 ! +b110 " $end #1000000 diff --git a/crates/fayalite/tests/sim/expected/enums.txt b/crates/fayalite/tests/sim/expected/enums.txt index a3a52cb..a193e92 100644 --- a/crates/fayalite/tests/sim/expected/enums.txt +++ b/crates/fayalite/tests/sim/expected/enums.txt @@ -1012,177 +1012,173 @@ Simulation { lhs: StatePartIndex(4), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: StatePartIndex(2), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 99: Copy { - dest: StatePartIndex(24), // (0x3e) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::the_reg$next", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, - src: StatePartIndex(23), // (0x3e) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::the_reg", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, - }, // at: module-XXXXXXXXXX.rs:1:1 - 100: Const { + 99: Const { dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "", ty: UInt<6> }, value: 0x0, }, - 101: Copy { + 100: Copy { dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, src: StatePartIndex(25), // (0x0) SlotDebugData { name: "", ty: UInt<6> }, }, // at: module-XXXXXXXXXX.rs:12:1 - 102: BranchIfZero { - target: 110, + 101: BranchIfZero { + target: 109, value: StatePartIndex(2), // (0x1) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::en", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:13:1 - 103: BranchIfZero { - target: 105, + 102: BranchIfZero { + target: 104, value: StatePartIndex(46), // (0x0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:14:1 - 104: Copy { + 103: Copy { dest: StatePartIndex(24), // (0x3e) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::the_reg$next", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, src: StatePartIndex(26), // (0x0) SlotDebugData { name: "", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, }, // at: module-XXXXXXXXXX.rs:13:1 - 105: BranchIfNonZero { - target: 110, + 104: BranchIfNonZero { + target: 109, value: StatePartIndex(46), // (0x0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:15:1 - 106: BranchIfZero { - target: 108, + 105: BranchIfZero { + target: 107, value: StatePartIndex(48), // (0x0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:16:1 - 107: Copy { + 106: Copy { dest: StatePartIndex(24), // (0x3e) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::the_reg$next", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, src: StatePartIndex(65), // (0xd) SlotDebugData { name: "", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, }, // at: module-XXXXXXXXXX.rs:15:1 - 108: BranchIfNonZero { - target: 110, + 107: BranchIfNonZero { + target: 109, value: StatePartIndex(48), // (0x0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:17:1 - 109: Copy { + 108: Copy { dest: StatePartIndex(24), // (0x3e) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::the_reg$next", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, src: StatePartIndex(87), // (0x3e) SlotDebugData { name: "", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, }, // at: module-XXXXXXXXXX.rs:10:1 - 110: Copy { + 109: Copy { dest: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::b2_out", ty: Enum {HdlNone, HdlSome(Bundle {0: UInt<1>, 1: Bool})} }, src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::b_out", ty: Enum {HdlNone, HdlSome(Bundle {0: UInt<1>, 1: Bool})} }, }, // at: module-XXXXXXXXXX.rs:1:1 - 111: Copy { + 110: Copy { dest: StatePartIndex(18), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, src: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::b2_out", ty: Enum {HdlNone, HdlSome(Bundle {0: UInt<1>, 1: Bool})} }, }, - 112: SliceInt { + 111: SliceInt { dest: StatePartIndex(19), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, src: StatePartIndex(18), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, start: 1, len: 2, }, - 113: SliceInt { + 112: SliceInt { dest: StatePartIndex(20), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, src: StatePartIndex(19), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, start: 0, len: 1, }, - 114: SliceInt { + 113: SliceInt { dest: StatePartIndex(21), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, src: StatePartIndex(19), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, start: 1, len: 1, }, - 115: Copy { + 114: Copy { dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(21), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, }, - 116: Copy { + 115: Copy { dest: StatePartIndex(16), // (0x0) SlotDebugData { name: ".0", ty: UInt<1> }, src: StatePartIndex(20), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, }, - 117: Copy { + 116: Copy { dest: StatePartIndex(17), // (0x0) SlotDebugData { name: ".1", ty: Bool }, src: StatePartIndex(22), // (0x0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:9:1 - 118: AndBigWithSmallImmediate { + 117: AndBigWithSmallImmediate { dest: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, lhs: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::b2_out", ty: Enum {HdlNone, HdlSome(Bundle {0: UInt<1>, 1: Bool})} }, rhs: 0x1, }, // at: module-XXXXXXXXXX.rs:1:1 - 119: Copy { + 118: Copy { dest: StatePartIndex(10), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::b_out", ty: Enum {HdlNone, HdlSome(Bundle {0: UInt<1>, 1: Bool})} }, }, - 120: SliceInt { + 119: SliceInt { dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, src: StatePartIndex(10), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, start: 1, len: 2, }, - 121: SliceInt { + 120: SliceInt { dest: StatePartIndex(12), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, src: StatePartIndex(11), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, start: 0, len: 1, }, - 122: SliceInt { + 121: SliceInt { dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, src: StatePartIndex(11), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, start: 1, len: 1, }, - 123: Copy { + 122: Copy { dest: StatePartIndex(14), // (0x0) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(13), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, }, - 124: Copy { + 123: Copy { dest: StatePartIndex(8), // (0x0) SlotDebugData { name: ".0", ty: UInt<1> }, src: StatePartIndex(12), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, }, - 125: Copy { + 124: Copy { dest: StatePartIndex(9), // (0x0) SlotDebugData { name: ".1", ty: Bool }, src: StatePartIndex(14), // (0x0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:8:1 - 126: AndBigWithSmallImmediate { + 125: AndBigWithSmallImmediate { dest: StatePartIndex(0), // (0x0 0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, lhs: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::b_out", ty: Enum {HdlNone, HdlSome(Bundle {0: UInt<1>, 1: Bool})} }, rhs: 0x1, }, // at: module-XXXXXXXXXX.rs:11:1 - 127: BranchIfSmallZero { - target: 132, + 126: BranchIfSmallZero { + target: 131, value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 128: BranchIfSmallNonZero { - target: 131, + 127: BranchIfSmallNonZero { + target: 130, value: StatePartIndex(5), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 129: Copy { + 128: Copy { dest: StatePartIndex(23), // (0x3e) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::the_reg", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, src: StatePartIndex(24), // (0x3e) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::the_reg$next", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, }, - 130: Branch { - target: 132, + 129: Branch { + target: 131, }, - 131: Copy { + 130: Copy { dest: StatePartIndex(23), // (0x3e) SlotDebugData { name: "InstantiatedModule(enums: enums).enums::the_reg", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, src: StatePartIndex(26), // (0x0) SlotDebugData { name: "", ty: Enum {A, B(Bundle {0: UInt<1>, 1: Bool}), C(Bundle {a: Array, 2>, b: SInt<2>})} }, }, - 132: XorSmallImmediate { + 131: XorSmallImmediate { dest: StatePartIndex(2), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(4), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: 0x1, }, // at: module-XXXXXXXXXX.rs:1:1 - 133: Return, + 132: Return, ], .. }, - pc: 133, + pc: 132, memory_write_log: [], memories: StatePart { value: [], diff --git a/crates/fayalite/tests/sim/expected/enums.vcd b/crates/fayalite/tests/sim/expected/enums.vcd index 03682b1..aff867b 100644 --- a/crates/fayalite/tests/sim/expected/enums.vcd +++ b/crates/fayalite/tests/sim/expected/enums.vcd @@ -1,126 +1,126 @@ $timescale 1 ps $end $scope module enums $end $scope struct cd $end -$var wire 1 0n\U< clk $end -$var wire 1 a?A!) rst $end +$var wire 1 ! clk $end +$var wire 1 " rst $end $upscope $end -$var wire 1 #ZQY# en $end -$var wire 2 8?II+ which_in $end -$var wire 4 OO,N+ data_in $end -$var wire 2 yr2gr which_out $end -$var wire 4 q_O;Y data_out $end +$var wire 1 # en $end +$var wire 2 $ which_in $end +$var wire 4 % data_in $end +$var wire 2 & which_out $end +$var wire 4 ' data_out $end $scope struct b_out $end -$var string 1 7L1gf \$tag $end +$var string 1 ( \$tag $end $scope struct HdlSome $end -$var wire 1 EO?Ju \0 $end -$var wire 1 cGtNN \1 $end +$var wire 1 ) \0 $end +$var wire 1 * \1 $end $upscope $end $upscope $end $scope struct b2_out $end -$var string 1 dqd@B \$tag $end +$var string 1 + \$tag $end $scope struct HdlSome $end -$var wire 1 (FG:I \0 $end -$var wire 1 dzy-= \1 $end +$var wire 1 , \0 $end +$var wire 1 - \1 $end $upscope $end $upscope $end $scope struct the_reg $end -$var string 1 J#9uO \$tag $end +$var string 1 . \$tag $end $scope struct B $end -$var reg 1 ca2Gh \0 $end -$var reg 1 f)r)? \1 $end +$var reg 1 / \0 $end +$var reg 1 0 \1 $end $upscope $end $scope struct C $end $scope struct a $end -$var reg 1 ;BepJ \[0] $end -$var reg 1 J~2;e \[1] $end +$var reg 1 1 \[0] $end +$var reg 1 2 \[1] $end $upscope $end -$var reg 2 w\b)K b $end +$var reg 2 3 b $end $upscope $end $upscope $end $upscope $end $enddefinitions $end $dumpvars -00n\U< -1a?A!) -0#ZQY# -b0 8?II+ -b0 OO,N+ -b0 yr2gr -b0 q_O;Y -sHdlNone\x20(0) 7L1gf -0EO?Ju -0cGtNN -sHdlNone\x20(0) dqd@B -0(FG:I -0dzy-= -sA\x20(0) J#9uO -0ca2Gh -0f)r)? -0;BepJ -0J~2;e -b0 w\b)K +0! +1" +0# +b0 $ +b0 % +b0 & +b0 ' +sHdlNone\x20(0) ( +0) +0* +sHdlNone\x20(0) + +0, +0- +sA\x20(0) . +0/ +00 +01 +02 +b0 3 $end #1000000 -10n\U< +1! #1100000 -0a?A!) +0" #2000000 -00n\U< +0! #3000000 -10n\U< +1! #4000000 -1#ZQY# -b1 8?II+ -00n\U< +1# +b1 $ +0! #5000000 -10n\U< -b1 yr2gr -sHdlSome\x20(1) 7L1gf -sHdlSome\x20(1) dqd@B -sB\x20(1) J#9uO +1! +b1 & +sHdlSome\x20(1) ( +sHdlSome\x20(1) + +sB\x20(1) . #6000000 -0#ZQY# -b0 8?II+ -00n\U< +0# +b0 $ +0! #7000000 -10n\U< +1! #8000000 -1#ZQY# -b1 8?II+ -b1111 OO,N+ -00n\U< +1# +b1 $ +b1111 % +0! #9000000 -10n\U< -b11 q_O;Y -1EO?Ju -1cGtNN -1(FG:I -1dzy-= -1ca2Gh -1f)r)? -1;BepJ -1J~2;e +1! +b11 ' +1) +1* +1, +1- +1/ +10 +11 +12 #10000000 -00n\U< +0! #11000000 -10n\U< +1! #12000000 -b10 8?II+ -00n\U< +b10 $ +0! #13000000 -10n\U< -b10 yr2gr -b1111 q_O;Y -sHdlNone\x20(0) 7L1gf -0EO?Ju -0cGtNN -sHdlNone\x20(0) dqd@B -0(FG:I -0dzy-= -sC\x20(2) J#9uO -b11 w\b)K +1! +b10 & +b1111 ' +sHdlNone\x20(0) ( +0) +0* +sHdlNone\x20(0) + +0, +0- +sC\x20(2) . +b11 3 #14000000 -00n\U< +0! #15000000 -10n\U< +1! #16000000 diff --git a/crates/fayalite/tests/sim/expected/extern_module.vcd b/crates/fayalite/tests/sim/expected/extern_module.vcd index 21ec5b9..5d6a0bc 100644 --- a/crates/fayalite/tests/sim/expected/extern_module.vcd +++ b/crates/fayalite/tests/sim/expected/extern_module.vcd @@ -1,52 +1,52 @@ $timescale 1 ps $end $scope module extern_module $end -$var wire 1 `MLd_ i $end -$var wire 1 ^;OnJ o $end +$var wire 1 ! i $end +$var wire 1 " o $end $upscope $end $enddefinitions $end $dumpvars -0`MLd_ -0^;OnJ +0! +0" $end -1^;OnJ +1" #500000 #1500000 -0^;OnJ +0" #2500000 -1^;OnJ +1" #3500000 -0^;OnJ +0" #4500000 -1^;OnJ +1" #5500000 -0^;OnJ +0" #6500000 -1^;OnJ +1" #7500000 -0^;OnJ +0" #8500000 -1^;OnJ +1" #9500000 -0^;OnJ +0" #10000000 -1`MLd_ +1! #10500000 #11500000 -1^;OnJ +1" #12500000 -0^;OnJ +0" #13500000 -1^;OnJ +1" #14500000 -0^;OnJ +0" #15500000 -1^;OnJ +1" #16500000 -0^;OnJ +0" #17500000 -1^;OnJ +1" #18500000 -0^;OnJ +0" #19500000 -1^;OnJ +1" #20000000 diff --git a/crates/fayalite/tests/sim/expected/extern_module2.vcd b/crates/fayalite/tests/sim/expected/extern_module2.vcd index bf0885a..4204567 100644 --- a/crates/fayalite/tests/sim/expected/extern_module2.vcd +++ b/crates/fayalite/tests/sim/expected/extern_module2.vcd @@ -1,151 +1,151 @@ $timescale 1 ps $end $scope module extern_module2 $end -$var wire 1 oHT(x en $end -$var wire 1 nHT-: clk $end -$var wire 8 0:wF& o $end +$var wire 1 ! en $end +$var wire 1 " clk $end +$var wire 8 # o $end $upscope $end $enddefinitions $end $dumpvars -1oHT(x -0nHT-: -b0 0:wF& +1! +0" +b0 # $end -b1001000 0:wF& +b1001000 # #1000000 -1nHT-: -b1100101 0:wF& +1" +b1100101 # #2000000 -0nHT-: +0" #3000000 -1nHT-: -b1101100 0:wF& +1" +b1101100 # #4000000 -0nHT-: +0" #5000000 -1nHT-: +1" #6000000 -0nHT-: +0" #7000000 -1nHT-: -b1101111 0:wF& +1" +b1101111 # #8000000 -0nHT-: +0" #9000000 -1nHT-: -b101100 0:wF& +1" +b101100 # #10000000 -0oHT(x -0nHT-: +0! +0" #11000000 -1nHT-: +1" #12000000 -0nHT-: +0" #13000000 -1nHT-: +1" #14000000 -0nHT-: +0" #15000000 -1nHT-: +1" #16000000 -0nHT-: +0" #17000000 -1nHT-: +1" #18000000 -0nHT-: +0" #19000000 -1nHT-: +1" #20000000 -1oHT(x -0nHT-: +1! +0" #21000000 -1nHT-: -b100000 0:wF& +1" +b100000 # #22000000 -0nHT-: +0" #23000000 -1nHT-: -b1010111 0:wF& +1" +b1010111 # #24000000 -0nHT-: +0" #25000000 -1nHT-: -b1101111 0:wF& +1" +b1101111 # #26000000 -0nHT-: +0" #27000000 -1nHT-: -b1110010 0:wF& +1" +b1110010 # #28000000 -0nHT-: +0" #29000000 -1nHT-: -b1101100 0:wF& +1" +b1101100 # #30000000 -0oHT(x -0nHT-: +0! +0" #31000000 -1nHT-: +1" #32000000 -0nHT-: +0" #33000000 -1nHT-: +1" #34000000 -0nHT-: +0" #35000000 -1nHT-: +1" #36000000 -0nHT-: +0" #37000000 -1nHT-: +1" #38000000 -0nHT-: +0" #39000000 -1nHT-: +1" #40000000 -1oHT(x -0nHT-: +1! +0" #41000000 -1nHT-: -b1100100 0:wF& +1" +b1100100 # #42000000 -0nHT-: +0" #43000000 -1nHT-: -b100001 0:wF& +1" +b100001 # #44000000 -0nHT-: +0" #45000000 -1nHT-: -b1010 0:wF& +1" +b1010 # #46000000 -0nHT-: +0" #47000000 -1nHT-: -b1001000 0:wF& +1" +b1001000 # #48000000 -0nHT-: +0" #49000000 -1nHT-: -b1100101 0:wF& +1" +b1100101 # #50000000 -0oHT(x -0nHT-: +0! +0" #51000000 -1nHT-: +1" #52000000 -0nHT-: +0" #53000000 -1nHT-: +1" #54000000 -0nHT-: +0" #55000000 -1nHT-: +1" #56000000 -0nHT-: +0" #57000000 -1nHT-: +1" #58000000 -0nHT-: +0" #59000000 -1nHT-: +1" #60000000 diff --git a/crates/fayalite/tests/sim/expected/last_connect.txt b/crates/fayalite/tests/sim/expected/last_connect.txt deleted file mode 100644 index 6a43497..0000000 --- a/crates/fayalite/tests/sim/expected/last_connect.txt +++ /dev/null @@ -1,701 +0,0 @@ -Simulation { - state: State { - insns: Insns { - state_layout: StateLayout { - ty: TypeLayout { - small_slots: StatePartLayout { - len: 2, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 33, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(last_connect: last_connect).last_connect::inp", - ty: Enum { - HdlNone, - HdlSome(Array), - }, - }, - SlotDebugData { - name: "[0]", - ty: Bool, - }, - SlotDebugData { - name: "[1]", - ty: Bool, - }, - SlotDebugData { - name: "[2]", - ty: Bool, - }, - SlotDebugData { - name: "[3]", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<5>, - }, - SlotDebugData { - name: "", - ty: UInt<4>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(last_connect: last_connect).last_connect::out", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(last_connect: last_connect).last_connect::w", - ty: UInt<8>, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - insns: [ - // at: module-XXXXXXXXXX.rs:1:1 - 0: Const { - dest: StatePartIndex(32), // (0x3) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x3, - }, - 1: Const { - dest: StatePartIndex(31), // (0x2) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x2, - }, - 2: Const { - dest: StatePartIndex(30), // (0x1) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x1, - }, - 3: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - 4: Const { - dest: StatePartIndex(28), // (0x4) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x4, - }, - // at: module-XXXXXXXXXX.rs:8:1 - 5: Copy { - dest: StatePartIndex(20), // (0x3) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::w", ty: UInt<8> }, - src: StatePartIndex(28), // (0x4) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: module-XXXXXXXXXX.rs:1:1 - 6: Const { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 7: Const { - dest: StatePartIndex(18), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - value: 0x0, - }, - 8: Copy { - dest: StatePartIndex(19), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(18), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: module-XXXXXXXXXX.rs:4:1 - 9: Copy { - dest: StatePartIndex(15), // (0x7) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::out", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(19), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: module-XXXXXXXXXX.rs:1:1 - 10: Copy { - dest: StatePartIndex(5), // (0x1f) SlotDebugData { name: "", ty: UInt<5> }, - src: StatePartIndex(0), // (0x1f) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::inp", ty: Enum {HdlNone, HdlSome(Array)} }, - }, - 11: SliceInt { - dest: StatePartIndex(6), // (0xf) SlotDebugData { name: "", ty: UInt<4> }, - src: StatePartIndex(5), // (0x1f) SlotDebugData { name: "", ty: UInt<5> }, - start: 1, - len: 4, - }, - 12: SliceInt { - dest: StatePartIndex(7), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(6), // (0xf) SlotDebugData { name: "", ty: UInt<4> }, - start: 0, - len: 1, - }, - 13: Copy { - dest: StatePartIndex(8), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(7), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 14: SliceInt { - dest: StatePartIndex(9), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(6), // (0xf) SlotDebugData { name: "", ty: UInt<4> }, - start: 1, - len: 1, - }, - 15: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(9), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 16: SliceInt { - dest: StatePartIndex(11), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(6), // (0xf) SlotDebugData { name: "", ty: UInt<4> }, - start: 2, - len: 1, - }, - 17: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(11), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 18: SliceInt { - dest: StatePartIndex(13), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(6), // (0xf) SlotDebugData { name: "", ty: UInt<4> }, - start: 3, - len: 1, - }, - 19: Copy { - dest: StatePartIndex(14), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 20: Copy { - dest: StatePartIndex(1), // (0x1) SlotDebugData { name: "[0]", ty: Bool }, - src: StatePartIndex(8), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 21: Copy { - dest: StatePartIndex(2), // (0x1) SlotDebugData { name: "[1]", ty: Bool }, - src: StatePartIndex(10), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 22: Copy { - dest: StatePartIndex(3), // (0x1) SlotDebugData { name: "[2]", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 23: Copy { - dest: StatePartIndex(4), // (0x1) SlotDebugData { name: "[3]", ty: Bool }, - src: StatePartIndex(14), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:9:1 - 24: BranchIfZero { - target: 26, - value: StatePartIndex(1), // (0x1) SlotDebugData { name: "[0]", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:10:1 - 25: Copy { - dest: StatePartIndex(20), // (0x3) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::w", ty: UInt<8> }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: module-XXXXXXXXXX.rs:9:1 - 26: BranchIfZero { - target: 28, - value: StatePartIndex(2), // (0x1) SlotDebugData { name: "[1]", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:10:1 - 27: Copy { - dest: StatePartIndex(20), // (0x3) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::w", ty: UInt<8> }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: module-XXXXXXXXXX.rs:9:1 - 28: BranchIfZero { - target: 30, - value: StatePartIndex(3), // (0x1) SlotDebugData { name: "[2]", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:10:1 - 29: Copy { - dest: StatePartIndex(20), // (0x3) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::w", ty: UInt<8> }, - src: StatePartIndex(31), // (0x2) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: module-XXXXXXXXXX.rs:9:1 - 30: BranchIfZero { - target: 32, - value: StatePartIndex(4), // (0x1) SlotDebugData { name: "[3]", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:10:1 - 31: Copy { - dest: StatePartIndex(20), // (0x3) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::w", ty: UInt<8> }, - src: StatePartIndex(32), // (0x3) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: module-XXXXXXXXXX.rs:1:1 - 32: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(23), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 33: Copy { - dest: StatePartIndex(22), // (0x3) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(20), // (0x3) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::w", ty: UInt<8> }, - }, - 34: Shl { - dest: StatePartIndex(24), // (0x6) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(22), // (0x3) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 35: Or { - dest: StatePartIndex(25), // (0x7) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(21), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(24), // (0x6) SlotDebugData { name: "", ty: UInt<9> }, - }, - 36: CastToUInt { - dest: StatePartIndex(26), // (0x7) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(25), // (0x7) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 37: Copy { - dest: StatePartIndex(27), // (0x7) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(26), // (0x7) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: module-XXXXXXXXXX.rs:2:1 - 38: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(0), // (0x1f) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::inp", ty: Enum {HdlNone, HdlSome(Array)} }, - rhs: 0x1, - }, - // at: module-XXXXXXXXXX.rs:5:1 - 39: BranchIfSmallNeImmediate { - target: 41, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: module-XXXXXXXXXX.rs:7:1 - 40: Copy { - dest: StatePartIndex(15), // (0x7) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::out", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(27), // (0x7) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: module-XXXXXXXXXX.rs:3:1 - 41: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(15), // (0x7) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::out", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: module-XXXXXXXXXX.rs:1:1 - 42: Copy { - dest: StatePartIndex(16), // (0x7) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(15), // (0x7) SlotDebugData { name: "InstantiatedModule(last_connect: last_connect).last_connect::out", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 43: SliceInt { - dest: StatePartIndex(17), // (0x3) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(16), // (0x7) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - 44: Return, - ], - .. - }, - pc: 44, - memory_write_log: [], - memories: StatePart { - value: [], - }, - small_slots: StatePart { - value: [ - 1, - 1, - ], - }, - big_slots: StatePart { - value: [ - 31, - 1, - 1, - 1, - 1, - 31, - 15, - 1, - 1, - 1, - 1, - 1, - 1, - 1, - 1, - 7, - 7, - 3, - 0, - 0, - 3, - 1, - 3, - 1, - 6, - 7, - 7, - 7, - 4, - 0, - 1, - 2, - 3, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::last_connect, - instantiated: Module { - name: last_connect, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::last_connect, - instantiated: Module { - name: last_connect, - .. - }, - }.inp, - Instance { - name: ::last_connect, - instantiated: Module { - name: last_connect, - .. - }, - }.out, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::last_connect, - instantiated: Module { - name: last_connect, - .. - }, - }.inp, - Instance { - name: ::last_connect, - instantiated: Module { - name: last_connect, - .. - }, - }.out, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "last_connect", - children: [ - TraceModuleIO { - name: "inp", - child: TraceEnumWithFields { - name: "inp", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(0), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(Array), - }, - flow: Source, - }, - non_empty_fields: [ - TraceArray { - name: "HdlSome", - elements: [ - TraceBool { - location: TraceScalarId(1), - name: "[0]", - flow: Source, - }, - TraceBool { - location: TraceScalarId(2), - name: "[1]", - flow: Source, - }, - TraceBool { - location: TraceScalarId(3), - name: "[2]", - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "[3]", - flow: Source, - }, - ], - ty: Array, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(Array), - }, - flow: Source, - }, - ty: Enum { - HdlNone, - HdlSome(Array), - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceEnumWithFields { - name: "out", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceWire { - name: "w", - child: TraceUInt { - location: TraceScalarId(7), - name: "w", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(Array), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigBool { - index: StatePartIndex(1), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(2), - kind: BigBool { - index: StatePartIndex(2), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(4), - }, - state: 0x1, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(17), - ty: UInt<8>, - }, - state: 0x03, - last_state: 0x02, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigUInt { - index: StatePartIndex(20), - ty: UInt<8>, - }, - state: 0x03, - last_state: 0x02, - }, - ], - trace_memories: {}, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [], - event_queue: EventQueue(EventQueueData { - instant: 17 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/last_connect.vcd b/crates/fayalite/tests/sim/expected/last_connect.vcd deleted file mode 100644 index b8b2f56..0000000 --- a/crates/fayalite/tests/sim/expected/last_connect.vcd +++ /dev/null @@ -1,104 +0,0 @@ -$timescale 1 ps $end -$scope module last_connect $end -$scope struct inp $end -$var string 1 !C&}* \$tag $end -$scope struct HdlSome $end -$var wire 1 D_viZ \[0] $end -$var wire 1 b5gFK \[1] $end -$var wire 1 xUBRH \[2] $end -$var wire 1 Gp7Xm \[3] $end -$upscope $end -$upscope $end -$scope struct out $end -$var string 1 ^Z_p3 \$tag $end -$var wire 8 rz~), HdlSome $end -$upscope $end -$var wire 8 dlea> w $end -$upscope $end -$enddefinitions $end -$dumpvars -sHdlNone\x20(0) !C&}* -0D_viZ -0b5gFK -0xUBRH -0Gp7Xm -sHdlNone\x20(0) ^Z_p3 -b0 rz~), -b100 dlea> -$end -#1000000 -sHdlSome\x20(1) !C&}* -sHdlSome\x20(1) ^Z_p3 -b100 rz~), -#2000000 -1Gp7Xm -b11 rz~), -b11 dlea> -#3000000 -1xUBRH -0Gp7Xm -b10 rz~), -b10 dlea> -#4000000 -1Gp7Xm -b11 rz~), -b11 dlea> -#5000000 -1b5gFK -0xUBRH -0Gp7Xm -b1 rz~), -b1 dlea> -#6000000 -1Gp7Xm -b11 rz~), -b11 dlea> -#7000000 -1xUBRH -0Gp7Xm -b10 rz~), -b10 dlea> -#8000000 -1Gp7Xm -b11 rz~), -b11 dlea> -#9000000 -1D_viZ -0b5gFK -0xUBRH -0Gp7Xm -b0 rz~), -b0 dlea> -#10000000 -1Gp7Xm -b11 rz~), -b11 dlea> -#11000000 -1xUBRH -0Gp7Xm -b10 rz~), -b10 dlea> -#12000000 -1Gp7Xm -b11 rz~), -b11 dlea> -#13000000 -1b5gFK -0xUBRH -0Gp7Xm -b1 rz~), -b1 dlea> -#14000000 -1Gp7Xm -b11 rz~), -b11 dlea> -#15000000 -1xUBRH -0Gp7Xm -b10 rz~), -b10 dlea> -#16000000 -1Gp7Xm -b11 rz~), -b11 dlea> -#17000000 diff --git a/crates/fayalite/tests/sim/expected/many_memories.vcd b/crates/fayalite/tests/sim/expected/many_memories.vcd index db41ca3..77d1447 100644 --- a/crates/fayalite/tests/sim/expected/many_memories.vcd +++ b/crates/fayalite/tests/sim/expected/many_memories.vcd @@ -2,2595 +2,2595 @@ $timescale 1 ps $end $scope module many_memories $end $scope struct r $end $scope struct \[0] $end -$var wire 4 d|7Sd addr $end -$var wire 1 bl7[X en $end -$var wire 1 17/]f clk $end -$var wire 1 0*lF; data $end +$var wire 4 ! addr $end +$var wire 1 " en $end +$var wire 1 # clk $end +$var wire 1 $ data $end $upscope $end $scope struct \[1] $end -$var wire 4 0?lo9 addr $end -$var wire 1 iP},z en $end -$var wire 1 5Gki< clk $end -$var wire 1 5MnH3 data $end +$var wire 4 % addr $end +$var wire 1 & en $end +$var wire 1 ' clk $end +$var wire 1 ( data $end $upscope $end $scope struct \[2] $end -$var wire 4 AvJcz addr $end -$var wire 1 mSys{ en $end -$var wire 1 jJ+ac clk $end -$var wire 1 4C05W data $end +$var wire 4 ) addr $end +$var wire 1 * en $end +$var wire 1 + clk $end +$var wire 1 , data $end $upscope $end $scope struct \[3] $end -$var wire 4 sC0ee addr $end -$var wire 1 tG`f% en $end -$var wire 1 V1=.M clk $end -$var wire 1 6!E3h data $end +$var wire 4 - addr $end +$var wire 1 . en $end +$var wire 1 / clk $end +$var wire 1 0 data $end $upscope $end $scope struct \[4] $end -$var wire 4 j,j"< addr $end -$var wire 1 >[_ax en $end -$var wire 1 (v:Ix clk $end -$var wire 1 J[r\_ data $end +$var wire 4 1 addr $end +$var wire 1 2 en $end +$var wire 1 3 clk $end +$var wire 1 4 data $end $upscope $end $scope struct \[5] $end -$var wire 4 OXs&> addr $end -$var wire 1 lu%y\ en $end -$var wire 1 l=z|A clk $end -$var wire 1 +UTFi data $end +$var wire 4 5 addr $end +$var wire 1 6 en $end +$var wire 1 7 clk $end +$var wire 1 8 data $end $upscope $end $scope struct \[6] $end -$var wire 4 iC]Q& addr $end -$var wire 1 h:kXG en $end -$var wire 1 hP6aI clk $end -$var wire 1 72ujb data $end +$var wire 4 9 addr $end +$var wire 1 : en $end +$var wire 1 ; clk $end +$var wire 1 < data $end $upscope $end $scope struct \[7] $end -$var wire 4 "I):@ addr $end -$var wire 1 rw'Lc en $end -$var wire 1 Vvn/E clk $end -$var wire 1 .[P*8 data $end +$var wire 4 = addr $end +$var wire 1 > en $end +$var wire 1 ? clk $end +$var wire 1 @ data $end $upscope $end $upscope $end $scope struct w $end $scope struct \[0] $end -$var wire 4 W9?X. addr $end -$var wire 1 4Dh3Z en $end -$var wire 1 $\W(J clk $end -$var wire 1 cH{Ze data $end -$var wire 1 _OA4l mask $end +$var wire 4 A addr $end +$var wire 1 B en $end +$var wire 1 C clk $end +$var wire 1 D data $end +$var wire 1 E mask $end $upscope $end $scope struct \[1] $end -$var wire 4 6,|K% addr $end -$var wire 1 #'qYA en $end -$var wire 1 QI!iU clk $end -$var wire 1 |di=b data $end -$var wire 1 BCB!} mask $end +$var wire 4 F addr $end +$var wire 1 G en $end +$var wire 1 H clk $end +$var wire 1 I data $end +$var wire 1 J mask $end $upscope $end $scope struct \[2] $end -$var wire 4 $i,h9 addr $end -$var wire 1 =4Sky en $end -$var wire 1 EC,z> clk $end -$var wire 1 y;\Pv data $end -$var wire 1 1XcmV mask $end +$var wire 4 K addr $end +$var wire 1 L en $end +$var wire 1 M clk $end +$var wire 1 N data $end +$var wire 1 O mask $end $upscope $end $scope struct \[3] $end -$var wire 4 IC,mz addr $end -$var wire 1 LM^hS en $end -$var wire 1 mm5\_ clk $end -$var wire 1 KYJ1[ data $end -$var wire 1 ;wrI1 mask $end +$var wire 4 P addr $end +$var wire 1 Q en $end +$var wire 1 R clk $end +$var wire 1 S data $end +$var wire 1 T mask $end $upscope $end $scope struct \[4] $end -$var wire 4 ^%H-d addr $end -$var wire 1 {{"vF en $end -$var wire 1 sfo}Z clk $end -$var wire 1 VxyrG data $end -$var wire 1 rjp*# mask $end +$var wire 4 U addr $end +$var wire 1 V en $end +$var wire 1 W clk $end +$var wire 1 X data $end +$var wire 1 Y mask $end $upscope $end $scope struct \[5] $end -$var wire 4 %xhho addr $end -$var wire 1 ]0GiL en $end -$var wire 1 )|%6{ clk $end -$var wire 1 ,3Sf| data $end -$var wire 1 oJrGc mask $end +$var wire 4 Z addr $end +$var wire 1 [ en $end +$var wire 1 \ clk $end +$var wire 1 ] data $end +$var wire 1 ^ mask $end $upscope $end $scope struct \[6] $end -$var wire 4 TdJW4 addr $end -$var wire 1 LjMuL en $end -$var wire 1 t'l~] clk $end -$var wire 1 <}D%K data $end -$var wire 1 @0}S5 mask $end +$var wire 4 _ addr $end +$var wire 1 ` en $end +$var wire 1 a clk $end +$var wire 1 b data $end +$var wire 1 c mask $end $upscope $end $scope struct \[7] $end -$var wire 4 @T;Mg addr $end -$var wire 1 lGp}g en $end -$var wire 1 [|v\H$ addr $end -$var wire 1 1dk]f en $end -$var wire 1 B(P|B clk $end -$var wire 1 {)s\9 data $end +$var wire 4 i addr $end +$var wire 1 j en $end +$var wire 1 k clk $end +$var wire 1 l data $end $upscope $end $scope struct w1 $end -$var wire 4 |Xtj6 addr $end -$var wire 1 kEHuz en $end -$var wire 1 .7gMQ clk $end -$var wire 1 GC4id data $end -$var wire 1 po>X< mask $end +$var wire 4 m addr $end +$var wire 1 n en $end +$var wire 1 o clk $end +$var wire 1 p data $end +$var wire 1 q mask $end $upscope $end $upscope $end $scope struct mem_1 $end $scope struct contents $end $scope struct \[0] $end -$var reg 1 lk3NH mem_1 $end +$var reg 1 c" mem_1 $end $upscope $end $scope struct \[1] $end -$var reg 1 V]u6p mem_1 $end +$var reg 1 d" mem_1 $end $upscope $end $scope struct \[2] $end -$var reg 1 U=Gh> mem_1 $end +$var reg 1 e" mem_1 $end $upscope $end $scope struct \[3] $end -$var reg 1 1Fg?Y mem_1 $end +$var reg 1 f" mem_1 $end $upscope $end $scope struct \[4] $end -$var reg 1 x[-fM mem_1 $end +$var reg 1 g" mem_1 $end $upscope $end $scope struct \[5] $end -$var reg 1 $1^H, mem_1 $end +$var reg 1 h" mem_1 $end $upscope $end $scope struct \[6] $end -$var reg 1 0M$4D mem_1 $end +$var reg 1 i" mem_1 $end $upscope $end $scope struct \[7] $end -$var reg 1 CN_fu mem_1 $end +$var reg 1 j" mem_1 $end $upscope $end $scope struct \[8] $end -$var reg 1 K/ql@ mem_1 $end +$var reg 1 k" mem_1 $end $upscope $end $scope struct \[9] $end -$var reg 1 '%]Ik mem_1 $end +$var reg 1 l" mem_1 $end $upscope $end $scope struct \[10] $end -$var reg 1 M[~-; mem_1 $end +$var reg 1 m" mem_1 $end $upscope $end $scope struct \[11] $end -$var reg 1 ae(_Y mem_1 $end +$var reg 1 n" mem_1 $end $upscope $end $scope struct \[12] $end -$var reg 1 @~%Yu mem_1 $end +$var reg 1 o" mem_1 $end $upscope $end $scope struct \[13] $end -$var reg 1 bly?K mem_1 $end +$var reg 1 p" mem_1 $end $upscope $end $scope struct \[14] $end -$var reg 1 ;l0g- mem_1 $end +$var reg 1 q" mem_1 $end $upscope $end $scope struct \[15] $end -$var reg 1 Pc5L mem_1 $end +$var reg 1 r" mem_1 $end $upscope $end $upscope $end $scope struct r0 $end -$var wire 4 ,SVcw addr $end -$var wire 1 crI6R en $end -$var wire 1 7}oLq clk $end -$var wire 1 pv)Ph data $end +$var wire 4 r addr $end +$var wire 1 s en $end +$var wire 1 t clk $end +$var wire 1 u data $end $upscope $end $scope struct w1 $end -$var wire 4 E%~x' addr $end -$var wire 1 K9WYT en $end -$var wire 1 a~%H' clk $end -$var wire 1 |=vD0 data $end -$var wire 1 ]K`^ mask $end +$var wire 4 v addr $end +$var wire 1 w en $end +$var wire 1 x clk $end +$var wire 1 y data $end +$var wire 1 z mask $end $upscope $end $upscope $end $scope struct mem_2 $end $scope struct contents $end $scope struct \[0] $end -$var reg 1 S33J- mem_2 $end +$var reg 1 s" mem_2 $end $upscope $end $scope struct \[1] $end -$var reg 1 6|@8V mem_2 $end +$var reg 1 t" mem_2 $end $upscope $end $scope struct \[2] $end -$var reg 1 >&bO) mem_2 $end +$var reg 1 u" mem_2 $end $upscope $end $scope struct \[3] $end -$var reg 1 I6cQ4 mem_2 $end +$var reg 1 v" mem_2 $end $upscope $end $scope struct \[4] $end -$var reg 1 6<\}Q mem_2 $end +$var reg 1 w" mem_2 $end $upscope $end $scope struct \[5] $end -$var reg 1 f:Ue2 mem_2 $end +$var reg 1 x" mem_2 $end $upscope $end $scope struct \[6] $end -$var reg 1 5Me%A mem_2 $end +$var reg 1 y" mem_2 $end $upscope $end $scope struct \[7] $end -$var reg 1 o?yX1 mem_2 $end +$var reg 1 z" mem_2 $end $upscope $end $scope struct \[8] $end -$var reg 1 _usg8 mem_2 $end +$var reg 1 {" mem_2 $end $upscope $end $scope struct \[9] $end -$var reg 1 VrGM\ mem_2 $end +$var reg 1 |" mem_2 $end $upscope $end $scope struct \[10] $end -$var reg 1 "CN$B mem_2 $end +$var reg 1 }" mem_2 $end $upscope $end $scope struct \[11] $end -$var reg 1 &Kn]3 mem_2 $end +$var reg 1 ~" mem_2 $end $upscope $end $scope struct \[12] $end -$var reg 1 pidX) mem_2 $end +$var reg 1 !# mem_2 $end $upscope $end $scope struct \[13] $end -$var reg 1 JXxH( mem_2 $end +$var reg 1 "# mem_2 $end $upscope $end $scope struct \[14] $end -$var reg 1 alU~# mem_2 $end +$var reg 1 ## mem_2 $end $upscope $end $scope struct \[15] $end -$var reg 1 o4-M= mem_2 $end +$var reg 1 $# mem_2 $end $upscope $end $upscope $end $scope struct r0 $end -$var wire 4 8K@uI addr $end -$var wire 1 BL~4g en $end -$var wire 1 B{,;o mem_3 $end +$var reg 1 -# mem_3 $end $upscope $end $scope struct \[9] $end -$var reg 1 @|$h( mem_3 $end +$var reg 1 .# mem_3 $end $upscope $end $scope struct \[10] $end -$var reg 1 sey{< mem_3 $end +$var reg 1 /# mem_3 $end $upscope $end $scope struct \[11] $end -$var reg 1 RbWU} mem_3 $end +$var reg 1 0# mem_3 $end $upscope $end $scope struct \[12] $end -$var reg 1 S09. mem_3 $end +$var reg 1 4# mem_3 $end $upscope $end $upscope $end $scope struct r0 $end -$var wire 4 QLM%y addr $end -$var wire 1 7k:)O en $end -$var wire 1 }oa[9 clk $end -$var wire 1 GfxP1 data $end +$var wire 4 &" addr $end +$var wire 1 '" en $end +$var wire 1 (" clk $end +$var wire 1 )" data $end $upscope $end $scope struct w1 $end -$var wire 4 z$\>X addr $end -$var wire 1 J%@q: en $end -$var wire 1 xI.Te clk $end -$var wire 1 ),_Fe data $end -$var wire 1 %MYTb mask $end +$var wire 4 *" addr $end +$var wire 1 +" en $end +$var wire 1 ," clk $end +$var wire 1 -" data $end +$var wire 1 ." mask $end $upscope $end $upscope $end $scope struct mem_4 $end $scope struct contents $end $scope struct \[0] $end -$var reg 1 qH-C: mem_4 $end +$var reg 1 5# mem_4 $end $upscope $end $scope struct \[1] $end -$var reg 1 7085? mem_4 $end +$var reg 1 6# mem_4 $end $upscope $end $scope struct \[2] $end -$var reg 1 OvgNF mem_4 $end +$var reg 1 7# mem_4 $end $upscope $end $scope struct \[3] $end -$var reg 1 RYxHq mem_4 $end +$var reg 1 8# mem_4 $end $upscope $end $scope struct \[4] $end -$var reg 1 vxZgk mem_4 $end +$var reg 1 9# mem_4 $end $upscope $end $scope struct \[5] $end -$var reg 1 5$~C^ mem_4 $end +$var reg 1 :# mem_4 $end $upscope $end $scope struct \[6] $end -$var reg 1 xtUn" mem_4 $end +$var reg 1 ;# mem_4 $end $upscope $end $scope struct \[7] $end -$var reg 1 (z5:+ mem_4 $end +$var reg 1 <# mem_4 $end $upscope $end $scope struct \[8] $end -$var reg 1 YjR,s mem_4 $end +$var reg 1 =# mem_4 $end $upscope $end $scope struct \[9] $end -$var reg 1 rT%&} mem_4 $end +$var reg 1 ># mem_4 $end $upscope $end $scope struct \[10] $end -$var reg 1 O!KVd mem_4 $end +$var reg 1 ?# mem_4 $end $upscope $end $scope struct \[11] $end -$var reg 1 ?7>@X mem_4 $end +$var reg 1 @# mem_4 $end $upscope $end $scope struct \[12] $end -$var reg 1 nZ6qC mem_4 $end +$var reg 1 A# mem_4 $end $upscope $end $scope struct \[13] $end -$var reg 1 gYe2 mem_4 $end +$var reg 1 B# mem_4 $end $upscope $end $scope struct \[14] $end -$var reg 1 B#~Pl mem_4 $end +$var reg 1 C# mem_4 $end $upscope $end $scope struct \[15] $end -$var reg 1 lG!\@ mem_4 $end +$var reg 1 D# mem_4 $end $upscope $end $upscope $end $scope struct r0 $end -$var wire 4 (M75i addr $end -$var wire 1 Eieoc en $end -$var wire 1 y0m-; clk $end -$var wire 1 3EUJ' data $end +$var wire 4 /" addr $end +$var wire 1 0" en $end +$var wire 1 1" clk $end +$var wire 1 2" data $end $upscope $end $scope struct w1 $end -$var wire 4 'N|N? addr $end -$var wire 1 /S-9% en $end -$var wire 1 0vX"- clk $end -$var wire 1 HE6Kx data $end -$var wire 1 hQ>V( mask $end +$var wire 4 3" addr $end +$var wire 1 4" en $end +$var wire 1 5" clk $end +$var wire 1 6" data $end +$var wire 1 7" mask $end $upscope $end $upscope $end $scope struct mem_5 $end $scope struct contents $end $scope struct \[0] $end -$var reg 1 1GGb_ mem_5 $end +$var reg 1 E# mem_5 $end $upscope $end $scope struct \[1] $end -$var reg 1 LxqC. mem_5 $end +$var reg 1 F# mem_5 $end $upscope $end $scope struct \[2] $end -$var reg 1 3&byj mem_5 $end +$var reg 1 G# mem_5 $end $upscope $end $scope struct \[3] $end -$var reg 1 ]c~pH mem_5 $end +$var reg 1 H# mem_5 $end $upscope $end $scope struct \[4] $end -$var reg 1 gn[Z# mem_5 $end +$var reg 1 I# mem_5 $end $upscope $end $scope struct \[5] $end -$var reg 1 kk4^N mem_5 $end +$var reg 1 J# mem_5 $end $upscope $end $scope struct \[6] $end -$var reg 1 FM>f& mem_5 $end +$var reg 1 K# mem_5 $end $upscope $end $scope struct \[7] $end -$var reg 1 JURf" mem_5 $end +$var reg 1 L# mem_5 $end $upscope $end $scope struct \[8] $end -$var reg 1 ^|(GS mem_5 $end +$var reg 1 M# mem_5 $end $upscope $end $scope struct \[9] $end -$var reg 1 q>Dbi mem_5 $end +$var reg 1 N# mem_5 $end $upscope $end $scope struct \[10] $end -$var reg 1 v,X*" mem_5 $end +$var reg 1 O# mem_5 $end $upscope $end $scope struct \[11] $end -$var reg 1 rU3!' mem_5 $end +$var reg 1 P# mem_5 $end $upscope $end $scope struct \[12] $end -$var reg 1 ubZS. mem_5 $end +$var reg 1 Q# mem_5 $end $upscope $end $scope struct \[13] $end -$var reg 1 lS`!+ mem_5 $end +$var reg 1 R# mem_5 $end $upscope $end $scope struct \[14] $end -$var reg 1 wlw&y mem_5 $end +$var reg 1 S# mem_5 $end $upscope $end $scope struct \[15] $end -$var reg 1 VVy9L mem_5 $end +$var reg 1 T# mem_5 $end $upscope $end $upscope $end $scope struct r0 $end -$var wire 4 ].DK0 addr $end -$var wire 1 C#?U9 en $end -$var wire 1 E~'G) clk $end -$var wire 1 m0~w" data $end +$var wire 4 8" addr $end +$var wire 1 9" en $end +$var wire 1 :" clk $end +$var wire 1 ;" data $end $upscope $end $scope struct w1 $end -$var wire 4 6Sh6[ addr $end -$var wire 1 vYM@u en $end -$var wire 1 =hC'C clk $end -$var wire 1 %\?Z# data $end -$var wire 1 +[l=? mask $end +$var wire 4 <" addr $end +$var wire 1 =" en $end +$var wire 1 >" clk $end +$var wire 1 ?" data $end +$var wire 1 @" mask $end $upscope $end $upscope $end $scope struct mem_6 $end $scope struct contents $end $scope struct \[0] $end -$var reg 1 V#g\W mem_6 $end +$var reg 1 U# mem_6 $end $upscope $end $scope struct \[1] $end -$var reg 1 X@70L mem_6 $end +$var reg 1 V# mem_6 $end $upscope $end $scope struct \[2] $end -$var reg 1 o/;vI mem_6 $end +$var reg 1 W# mem_6 $end $upscope $end $scope struct \[3] $end -$var reg 1 nNNhp mem_6 $end +$var reg 1 X# mem_6 $end $upscope $end $scope struct \[4] $end -$var reg 1 g[SEK mem_6 $end +$var reg 1 Y# mem_6 $end $upscope $end $scope struct \[5] $end -$var reg 1 49L)5 mem_6 $end +$var reg 1 Z# mem_6 $end $upscope $end $scope struct \[6] $end -$var reg 1 fl?5< mem_6 $end +$var reg 1 [# mem_6 $end $upscope $end $scope struct \[7] $end -$var reg 1 {,;|[ mem_6 $end +$var reg 1 \# mem_6 $end $upscope $end $scope struct \[8] $end -$var reg 1 kFDen mem_6 $end +$var reg 1 ]# mem_6 $end $upscope $end $scope struct \[9] $end -$var reg 1 lu;*r mem_6 $end +$var reg 1 ^# mem_6 $end $upscope $end $scope struct \[10] $end -$var reg 1 sinoU mem_6 $end +$var reg 1 _# mem_6 $end $upscope $end $scope struct \[11] $end -$var reg 1 >o]Q( mem_6 $end +$var reg 1 `# mem_6 $end $upscope $end $scope struct \[12] $end -$var reg 1 !1]}f mem_6 $end +$var reg 1 a# mem_6 $end $upscope $end $scope struct \[13] $end -$var reg 1 >IRWA mem_6 $end +$var reg 1 b# mem_6 $end $upscope $end $scope struct \[14] $end -$var reg 1 ]GER# mem_6 $end +$var reg 1 c# mem_6 $end $upscope $end $scope struct \[15] $end -$var reg 1 s&5]X mem_6 $end +$var reg 1 d# mem_6 $end $upscope $end $upscope $end $scope struct r0 $end -$var wire 4 ZWBn} addr $end -$var wire 1 |$cvr en $end -$var wire 1 T)in_ clk $end -$var wire 1 )McFt data $end +$var wire 4 A" addr $end +$var wire 1 B" en $end +$var wire 1 C" clk $end +$var wire 1 D" data $end $upscope $end $scope struct w1 $end -$var wire 4 gpGf3 addr $end -$var wire 1 `kT)O en $end -$var wire 1 fjh5& clk $end -$var wire 1 >&/MW data $end -$var wire 1 *XTPN mask $end +$var wire 4 E" addr $end +$var wire 1 F" en $end +$var wire 1 G" clk $end +$var wire 1 H" data $end +$var wire 1 I" mask $end $upscope $end $upscope $end $scope struct mem_7 $end $scope struct contents $end $scope struct \[0] $end -$var reg 1 <1w8% mem_7 $end +$var reg 1 e# mem_7 $end $upscope $end $scope struct \[1] $end -$var reg 1 33nkV mem_7 $end +$var reg 1 f# mem_7 $end $upscope $end $scope struct \[2] $end -$var reg 1 px}q] mem_7 $end +$var reg 1 g# mem_7 $end $upscope $end $scope struct \[3] $end -$var reg 1 cmnxp mem_7 $end +$var reg 1 h# mem_7 $end $upscope $end $scope struct \[4] $end -$var reg 1 3rQ$Z mem_7 $end +$var reg 1 i# mem_7 $end $upscope $end $scope struct \[5] $end -$var reg 1 5k{84 mem_7 $end +$var reg 1 j# mem_7 $end $upscope $end $scope struct \[6] $end -$var reg 1 PO#rR mem_7 $end +$var reg 1 k# mem_7 $end $upscope $end $scope struct \[7] $end -$var reg 1 ki$A7 mem_7 $end +$var reg 1 l# mem_7 $end $upscope $end $scope struct \[8] $end -$var reg 1 qM^Sv mem_7 $end +$var reg 1 m# mem_7 $end $upscope $end $scope struct \[9] $end -$var reg 1 dF]W- mem_7 $end +$var reg 1 n# mem_7 $end $upscope $end $scope struct \[10] $end -$var reg 1 RzEG+ mem_7 $end +$var reg 1 o# mem_7 $end $upscope $end $scope struct \[11] $end -$var reg 1 "W|s6 mem_7 $end +$var reg 1 p# mem_7 $end $upscope $end $scope struct \[12] $end -$var reg 1 shQ1m mem_7 $end +$var reg 1 q# mem_7 $end $upscope $end $scope struct \[13] $end -$var reg 1 hN^kl mem_7 $end +$var reg 1 r# mem_7 $end $upscope $end $scope struct \[14] $end -$var reg 1 fc7WM mem_7 $end +$var reg 1 s# mem_7 $end $upscope $end $scope struct \[15] $end -$var reg 1 K0W.8 mem_7 $end +$var reg 1 t# mem_7 $end $upscope $end $upscope $end $scope struct r0 $end -$var wire 4 lJ\tx addr $end -$var wire 1 O2d5] en $end -$var wire 1 $Kx=q clk $end -$var wire 1 p[RX3 data $end +$var wire 4 J" addr $end +$var wire 1 K" en $end +$var wire 1 L" clk $end +$var wire 1 M" data $end $upscope $end $scope struct w1 $end -$var wire 4 i|V&P addr $end -$var wire 1 `A40g en $end -$var wire 1 }&U]O clk $end -$var wire 1 {g%2| data $end -$var wire 1 A%,}] mask $end +$var wire 4 N" addr $end +$var wire 1 O" en $end +$var wire 1 P" clk $end +$var wire 1 Q" data $end +$var wire 1 R" mask $end $upscope $end $upscope $end $upscope $end $enddefinitions $end $dumpvars -0BF4b] -0\l3qS -0B{RxL -0aX~=L -0u\Njq -0o#t"z -05K{^g -0+UI{} -0O?gg. -0ciSpV -0kX]/, -0y(Y?# -0!ZUC~ -0xB4/Z -0R^08l -0m,8Ot -1lk3NH -0V]u6p -0U=Gh> -01Fg?Y -0x[-fM -0$1^H, -00M$4D -0CN_fu -0K/ql@ -0'%]Ik -0M[~-; -0ae(_Y -0@~%Yu -0bly?K -0;l0g- -0Pc5L -0S33J- -06|@8V -0>&bO) -0I6cQ4 -06<\}Q -1f:Ue2 -05Me%A -0o?yX1 -0_usg8 -0VrGM\ -0"CN$B -0&Kn]3 -0pidX) -0JXxH( -0alU~# -0o4-M= -1-kXQk -1b")Z[ -0o"+8} -0@E|eA -14E3| -1&r?*\ -1+Qn\G -1MoUR3 -0>{,;o -0@|$h( -0sey{< -0RbWU} -0S09. -0qH-C: -07085? -0OvgNF -0RYxHq -0vxZgk -05$~C^ -0xtUn" -0(z5:+ -0YjR,s -0rT%&} -1O!KVd -0?7>@X -0nZ6qC -0gYe2 -0B#~Pl -0lG!\@ -11GGb_ -0LxqC. -13&byj -0]c~pH -1gn[Z# -1kk4^N -0FM>f& -0JURf" -0^|(GS -0q>Dbi -1v,X*" -1rU3!' -0ubZS. -0lS`!+ -0wlw&y -0VVy9L -0V#g\W -0X@70L -0o/;vI -0nNNhp -0g[SEK -149L)5 -1fl?5< -0{,;|[ -0kFDen -1lu;*r -1sinoU -1>o]Q( -1!1]}f -0>IRWA -0]GER# -0s&5]X -1<1w8% -133nkV -1px}q] -0cmnxp -03rQ$Z -15k{84 -0PO#rR -1ki$A7 -1qM^Sv -0dF]W- -0RzEG+ -0"W|s6 -0shQ1m -0hN^kl -1fc7WM -0K0W.8 -b0 d|7Sd -0bl7[X -017/]f -00*lF; -b0 0?lo9 -0iP},z -05Gki< -05MnH3 -b0 AvJcz -0mSys{ -0jJ+ac -04C05W -b0 sC0ee -0tG`f% -0V1=.M -06!E3h -b0 j,j"< -0>[_ax -0(v:Ix -0J[r\_ -b0 OXs&> -0lu%y\ -0l=z|A -0+UTFi -b0 iC]Q& -0h:kXG -0hP6aI -072ujb -b0 "I):@ -0rw'Lc -0Vvn/E -0.[P*8 -b0 W9?X. -04Dh3Z -0$\W(J -0cH{Ze -0_OA4l -b0 6,|K% -0#'qYA -0QI!iU -0|di=b -0BCB!} -b0 $i,h9 -0=4Sky -0EC,z> -0y;\Pv -01XcmV -b0 IC,mz -0LM^hS -0mm5\_ -0KYJ1[ -0;wrI1 -b0 ^%H-d -0{{"vF -0sfo}Z -0VxyrG -0rjp*# -b0 %xhho -0]0GiL -0)|%6{ -0,3Sf| -0oJrGc -b0 TdJW4 -0LjMuL -0t'l~] -0<}D%K -0@0}S5 -b0 @T;Mg -0lGp}g -0[|v\H$ -01dk]f -0B(P|B -0{)s\9 -b0 |Xtj6 -0kEHuz -0.7gMQ -0GC4id -0po>X< -b0 ,SVcw -0crI6R -07}oLq -0pv)Ph -b0 E%~x' -0K9WYT -0a~%H' -0|=vD0 -0]K`^ -b0 8K@uI -0BL~4g -0BX -0J%@q: -0xI.Te -0),_Fe -0%MYTb -b0 (M75i -0Eieoc -0y0m-; -03EUJ' -b0 'N|N? -0/S-9% -00vX"- -0HE6Kx -0hQ>V( -b0 ].DK0 -0C#?U9 -0E~'G) -0m0~w" -b0 6Sh6[ -0vYM@u -0=hC'C -0%\?Z# -0+[l=? -b0 ZWBn} -0|$cvr -0T)in_ -0)McFt -b0 gpGf3 -0`kT)O -0fjh5& -0>&/MW -0*XTPN -b0 lJ\tx -0O2d5] -0$Kx=q -0p[RX3 -b0 i|V&P -0`A40g -0}&U]O -0{g%2| -0A%,}] +0S" +0T" +0U" +0V" +0W" +0X" +0Y" +0Z" +0[" +0\" +0]" +0^" +0_" +0`" +0a" +0b" +1c" +0d" +0e" +0f" +0g" +0h" +0i" +0j" +0k" +0l" +0m" +0n" +0o" +0p" +0q" +0r" +0s" +0t" +0u" +0v" +0w" +1x" +0y" +0z" +0{" +0|" +0}" +0~" +0!# +0"# +0## +0$# +1%# +1&# +0'# +0(# +1)# +1*# +1+# +1,# +0-# +0.# +0/# +00# +01# +02# +03# +04# +05# +06# +07# +08# +09# +0:# +0;# +0<# +0=# +0># +1?# +0@# +0A# +0B# +0C# +0D# +1E# +0F# +1G# +0H# +1I# +1J# +0K# +0L# +0M# +0N# +1O# +1P# +0Q# +0R# +0S# +0T# +0U# +0V# +0W# +0X# +0Y# +1Z# +1[# +0\# +0]# +1^# +1_# +1`# +1a# +0b# +0c# +0d# +1e# +1f# +1g# +0h# +0i# +1j# +0k# +1l# +1m# +0n# +0o# +0p# +0q# +0r# +1s# +0t# +b0 ! +0" +0# +0$ +b0 % +0& +0' +0( +b0 ) +0* +0+ +0, +b0 - +0. +0/ +00 +b0 1 +02 +03 +04 +b0 5 +06 +07 +08 +b0 9 +0: +0; +0< +b0 = +0> +0? +0@ +b0 A +0B +0C +0D +0E +b0 F +0G +0H +0I +0J +b0 K +0L +0M +0N +0O +b0 P +0Q +0R +0S +0T +b0 U +0V +0W +0X +0Y +b0 Z +0[ +0\ +0] +0^ +b0 _ +0` +0a +0b +0c +b0 d +0e +0f +0g +0h +b0 i +0j +0k +0l +b0 m +0n +0o +0p +0q +b0 r +0s +0t +0u +b0 v +0w +0x +0y +0z +b0 { +0| +0} +0~ +b0 !" +0"" +0#" +0$" +0%" +b0 &" +0'" +0(" +0)" +b0 *" +0+" +0," +0-" +0." +b0 /" +00" +01" +02" +b0 3" +04" +05" +06" +07" +b0 8" +09" +0:" +0;" +b0 <" +0=" +0>" +0?" +0@" +b0 A" +0B" +0C" +0D" +b0 E" +0F" +0G" +0H" +0I" +b0 J" +0K" +0L" +0M" +b0 N" +0O" +0P" +0Q" +0R" $end #1000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #2000000 -1bl7[X -017/]f -1iP},z -05Gki< -15MnH3 -1mSys{ -0jJ+ac -1tG`f% -0V1=.M -16!E3h -1>[_ax -0(v:Ix -1lu%y\ -0l=z|A -1+UTFi -1h:kXG -0hP6aI -1rw'Lc -0Vvn/E -1.[P*8 -14Dh3Z -0$\W(J -1cH{Ze -1_OA4l -1#'qYA -0QI!iU -1|di=b -1BCB!} -1=4Sky -0EC,z> -1y;\Pv -11XcmV -1LM^hS -0mm5\_ -1KYJ1[ -1;wrI1 -1{{"vF -0sfo}Z -1VxyrG -1rjp*# -1]0GiL -0)|%6{ -1,3Sf| -1oJrGc -1LjMuL -0t'l~] -1<}D%K -1@0}S5 -1lGp}g -0[|vX< -1crI6R -07}oLq -1pv)Ph -1K9WYT -0a~%H' -1|=vD0 -1]K`^ -1BL~4g -0BV( -1C#?U9 -0E~'G) -1m0~w" -1vYM@u -0=hC'C -1%\?Z# -1+[l=? -1|$cvr -0T)in_ -1`kT)O -0fjh5& -1>&/MW -1*XTPN -1O2d5] -0$Kx=q -1p[RX3 -1`A40g -0}&U]O -1{g%2| -1A%,}] +1" +0# +1& +0' +1( +1* +0+ +1. +0/ +10 +12 +03 +16 +07 +18 +1: +0; +1> +0? +1@ +1B +0C +1D +1E +1G +0H +1I +1J +1L +0M +1N +1O +1Q +0R +1S +1T +1V +0W +1X +1Y +1[ +0\ +1] +1^ +1` +0a +1b +1c +1e +0f +1g +1h +1j +0k +1n +0o +1p +1q +1s +0t +1u +1w +0x +1y +1z +1| +0} +1"" +0#" +1$" +1%" +1'" +0(" +1)" +1+" +0," +1-" +1." +10" +01" +14" +05" +16" +17" +19" +0:" +1;" +1=" +0>" +1?" +1@" +1B" +0C" +1F" +0G" +1H" +1I" +1K" +0L" +1M" +1O" +0P" +1Q" +1R" #3000000 -1BF4b] -1lk3NH -1S33J- -1-kXQk -1qH-C: -11GGb_ -1V#g\W -1<1w8% -117/]f -10*lF; -15Gki< -1jJ+ac -14C05W -1V1=.M -1(v:Ix -1J[r\_ -1l=z|A -1hP6aI -172ujb -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1D" +1G" +1L" +1P" #4000000 -017/]f -05Gki< -0jJ+ac -0V1=.M -0(v:Ix -0l=z|A -0hP6aI -0Vvn/E -0$\W(J -0cH{Ze -0QI!iU -0|di=b -0EC,z> -0y;\Pv -0mm5\_ -0KYJ1[ -0sfo}Z -0VxyrG -0)|%6{ -0,3Sf| -0t'l~] -0<}D%K -0[|v&/MW -0$Kx=q -0}&U]O -0{g%2| +0# +0' +0+ +0/ +03 +07 +0; +0? +0C +0D +0H +0I +0M +0N +0R +0S +0W +0X +0\ +0] +0a +0b +0f +0g +0k +0o +0p +0t +0x +0y +0} +0#" +0$" +0(" +0," +0-" +01" +05" +06" +0:" +0>" +0?" +0C" +0G" +0H" +0L" +0P" +0Q" #5000000 -0BF4b] -0lk3NH -0S33J- -0-kXQk -0qH-C: -01GGb_ -0V#g\W -0<1w8% -117/]f -00*lF; -15Gki< -05MnH3 -1jJ+ac -04C05W -1V1=.M -06!E3h -1(v:Ix -0J[r\_ -1l=z|A -0+UTFi -1hP6aI -072ujb -1Vvn/E -0.[P*8 -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +0D" +1G" +1L" +0M" +1P" #6000000 -017/]f -05Gki< -0jJ+ac -0V1=.M -0(v:Ix -0l=z|A -0hP6aI -0Vvn/E -04Dh3Z -0$\W(J -0#'qYA -0QI!iU -0=4Sky -0EC,z> -0LM^hS -0mm5\_ -0{{"vF -0sfo}Z -0]0GiL -0)|%6{ -0LjMuL -0t'l~] -0lGp}g -0[|v -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #8000000 -b1 d|7Sd -017/]f -b1 0?lo9 -05Gki< -b1 AvJcz -0jJ+ac -b1 sC0ee -0V1=.M -16!E3h -b1 j,j"< -0(v:Ix -b1 OXs&> -0l=z|A -b1 iC]Q& -0hP6aI -b1 "I):@ -0Vvn/E -1.[P*8 -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b1 ,SVcw -07}oLq -0a~%H' -b1 8K@uI -0B" +b1 A" +0C" +0G" +b1 J" +0L" +1M" +0P" #9000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #10000000 -b10 d|7Sd -017/]f -b10 0?lo9 -05Gki< -b10 AvJcz -0jJ+ac -b10 sC0ee -0V1=.M -06!E3h -b10 j,j"< -0(v:Ix -b10 OXs&> -0l=z|A -1+UTFi -b10 iC]Q& -0hP6aI -b10 "I):@ -0Vvn/E -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b10 ,SVcw -07}oLq -0a~%H' -b10 8K@uI -0B" +b10 A" +0C" +0G" +b10 J" +0L" +0P" #11000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #12000000 -b11 d|7Sd -017/]f -b11 0?lo9 -05Gki< -b11 AvJcz -0jJ+ac -b11 sC0ee -0V1=.M -b11 j,j"< -0(v:Ix -b11 OXs&> -0l=z|A -0+UTFi -b11 iC]Q& -0hP6aI -b11 "I):@ -0Vvn/E -0.[P*8 -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b11 ,SVcw -07}oLq -0a~%H' -b11 8K@uI -0B" +b11 A" +0C" +0G" +b11 J" +0L" +0M" +0P" #13000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #14000000 -b100 d|7Sd -017/]f -b100 0?lo9 -05Gki< -b100 AvJcz -0jJ+ac -b100 sC0ee -0V1=.M -16!E3h -b100 j,j"< -0(v:Ix -b100 OXs&> -0l=z|A -1+UTFi -b100 iC]Q& -0hP6aI -b100 "I):@ -0Vvn/E -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b100 ,SVcw -07}oLq -0a~%H' -b100 8K@uI -0B" +b100 A" +0C" +0G" +b100 J" +0L" +0P" #15000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #16000000 -b101 d|7Sd -017/]f -b101 0?lo9 -05Gki< -b101 AvJcz -0jJ+ac -14C05W -b101 sC0ee -0V1=.M -b101 j,j"< -0(v:Ix -b101 OXs&> -0l=z|A -b101 iC]Q& -0hP6aI -172ujb -b101 "I):@ -0Vvn/E -1.[P*8 -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b101 ,SVcw -07}oLq -0a~%H' -b101 8K@uI -0B" +b101 A" +0C" +1D" +0G" +b101 J" +0L" +1M" +0P" #17000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #18000000 -b110 d|7Sd -017/]f -b110 0?lo9 -05Gki< -b110 AvJcz -0jJ+ac -04C05W -b110 sC0ee -0V1=.M -b110 j,j"< -0(v:Ix -b110 OXs&> -0l=z|A -0+UTFi -b110 iC]Q& -0hP6aI -b110 "I):@ -0Vvn/E -0.[P*8 -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b110 ,SVcw -07}oLq -0a~%H' -b110 8K@uI -0B" +b110 A" +0C" +0G" +b110 J" +0L" +0M" +0P" #19000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #20000000 -b111 d|7Sd -017/]f -b111 0?lo9 -05Gki< -b111 AvJcz -0jJ+ac -b111 sC0ee -0V1=.M -b111 j,j"< -0(v:Ix -b111 OXs&> -0l=z|A -b111 iC]Q& -0hP6aI -072ujb -b111 "I):@ -0Vvn/E -1.[P*8 -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b111 ,SVcw -07}oLq -0a~%H' -b111 8K@uI -0B" +b111 A" +0C" +0D" +0G" +b111 J" +0L" +1M" +0P" #21000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #22000000 -b1000 d|7Sd -017/]f -b1000 0?lo9 -05Gki< -b1000 AvJcz -0jJ+ac -b1000 sC0ee -0V1=.M -06!E3h -b1000 j,j"< -0(v:Ix -b1000 OXs&> -0l=z|A -b1000 iC]Q& -0hP6aI -b1000 "I):@ -0Vvn/E -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b1000 ,SVcw -07}oLq -0a~%H' -b1000 8K@uI -0B" +b1000 A" +0C" +0G" +b1000 J" +0L" +0P" #23000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #24000000 -b1001 d|7Sd -017/]f -b1001 0?lo9 -05Gki< -b1001 AvJcz -0jJ+ac -b1001 sC0ee -0V1=.M -b1001 j,j"< -0(v:Ix -b1001 OXs&> -0l=z|A -b1001 iC]Q& -0hP6aI -172ujb -b1001 "I):@ -0Vvn/E -0.[P*8 -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b1001 ,SVcw -07}oLq -0a~%H' -b1001 8K@uI -0B" +b1001 A" +0C" +1D" +0G" +b1001 J" +0L" +0M" +0P" #25000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #26000000 -b1010 d|7Sd -017/]f -b1010 0?lo9 -05Gki< -b1010 AvJcz -0jJ+ac -b1010 sC0ee -0V1=.M -b1010 j,j"< -0(v:Ix -1J[r\_ -b1010 OXs&> -0l=z|A -1+UTFi -b1010 iC]Q& -0hP6aI -b1010 "I):@ -0Vvn/E -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b1010 ,SVcw -07}oLq -0a~%H' -b1010 8K@uI -0B" +b1010 A" +0C" +0G" +b1010 J" +0L" +0P" #27000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #28000000 -b1011 d|7Sd -017/]f -b1011 0?lo9 -05Gki< -b1011 AvJcz -0jJ+ac -b1011 sC0ee -0V1=.M -b1011 j,j"< -0(v:Ix -0J[r\_ -b1011 OXs&> -0l=z|A -b1011 iC]Q& -0hP6aI -b1011 "I):@ -0Vvn/E -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b1011 ,SVcw -07}oLq -0a~%H' -b1011 8K@uI -0B" +b1011 A" +0C" +0G" +b1011 J" +0L" +0P" #29000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #30000000 -b1100 d|7Sd -017/]f -b1100 0?lo9 -05Gki< -b1100 AvJcz -0jJ+ac -b1100 sC0ee -0V1=.M -b1100 j,j"< -0(v:Ix -b1100 OXs&> -0l=z|A -0+UTFi -b1100 iC]Q& -0hP6aI -b1100 "I):@ -0Vvn/E -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b1100 ,SVcw -07}oLq -0a~%H' -b1100 8K@uI -0B" +b1100 A" +0C" +0G" +b1100 J" +0L" +0P" #31000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #32000000 -b1101 d|7Sd -017/]f -b1101 0?lo9 -05Gki< -b1101 AvJcz -0jJ+ac -b1101 sC0ee -0V1=.M -b1101 j,j"< -0(v:Ix -b1101 OXs&> -0l=z|A -b1101 iC]Q& -0hP6aI -072ujb -b1101 "I):@ -0Vvn/E -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b1101 ,SVcw -07}oLq -0a~%H' -b1101 8K@uI -0B" +b1101 A" +0C" +0D" +0G" +b1101 J" +0L" +0P" #33000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #34000000 -b1110 d|7Sd -017/]f -b1110 0?lo9 -05Gki< -b1110 AvJcz -0jJ+ac -b1110 sC0ee -0V1=.M -b1110 j,j"< -0(v:Ix -b1110 OXs&> -0l=z|A -b1110 iC]Q& -0hP6aI -b1110 "I):@ -0Vvn/E -1.[P*8 -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b1110 ,SVcw -07}oLq -0a~%H' -b1110 8K@uI -0B" +b1110 A" +0C" +0G" +b1110 J" +0L" +1M" +0P" #35000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #36000000 -b1111 d|7Sd -017/]f -b1111 0?lo9 -05Gki< -b1111 AvJcz -0jJ+ac -b1111 sC0ee -0V1=.M -b1111 j,j"< -0(v:Ix -b1111 OXs&> -0l=z|A -b1111 iC]Q& -0hP6aI -b1111 "I):@ -0Vvn/E -0.[P*8 -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v\H$ -0B(P|B -0.7gMQ -b1111 ,SVcw -07}oLq -0a~%H' -b1111 8K@uI -0B" +b1111 A" +0C" +0G" +b1111 J" +0L" +0M" +0P" #37000000 -117/]f -15Gki< -1jJ+ac -1V1=.M -1(v:Ix -1l=z|A -1hP6aI -1Vvn/E -1$\W(J -1QI!iU -1EC,z> -1mm5\_ -1sfo}Z -1)|%6{ -1t'l~] -1[|v" +1C" +1G" +1L" +1P" #38000000 -017/]f -05Gki< -0jJ+ac -0V1=.M -0(v:Ix -0l=z|A -0hP6aI -0Vvn/E -0$\W(J -0QI!iU -0EC,z> -0mm5\_ -0sfo}Z -0)|%6{ -0t'l~] -0[|v" +0C" +0G" +0L" +0P" diff --git a/crates/fayalite/tests/sim/expected/memories.vcd b/crates/fayalite/tests/sim/expected/memories.vcd index 7a54fbf..d8f5817 100644 --- a/crates/fayalite/tests/sim/expected/memories.vcd +++ b/crates/fayalite/tests/sim/expected/memories.vcd @@ -1,408 +1,408 @@ $timescale 1 ps $end $scope module memories $end $scope struct r $end -$var wire 4 z&0Qk addr $end -$var wire 1 o.T)# en $end -$var wire 1 :XNoK clk $end +$var wire 4 ! addr $end +$var wire 1 " en $end +$var wire 1 # clk $end $scope struct data $end -$var wire 8 Cq]A% \0 $end -$var wire 8 avKNj \1 $end +$var wire 8 $ \0 $end +$var wire 8 % \1 $end $upscope $end $upscope $end $scope struct w $end -$var wire 4 p \0 $end +$var reg 8 N \1 $end $upscope $end $upscope $end $scope struct \[6] $end $scope struct mem $end -$var reg 8 xpw5\ \0 $end -$var reg 8 dd$?K \1 $end +$var reg 8 ? \0 $end +$var reg 8 O \1 $end $upscope $end $upscope $end $scope struct \[7] $end $scope struct mem $end -$var reg 8 vH;}2 \0 $end -$var reg 8 ILB?4 \1 $end +$var reg 8 @ \0 $end +$var reg 8 P \1 $end $upscope $end $upscope $end $scope struct \[8] $end $scope struct mem $end -$var reg 8 /X4v> \0 $end -$var reg 8 &V*EE \1 $end +$var reg 8 A \0 $end +$var reg 8 Q \1 $end $upscope $end $upscope $end $scope struct \[9] $end $scope struct mem $end -$var reg 8 IczZe \0 $end -$var reg 8 unX>R \1 $end +$var reg 8 B \0 $end +$var reg 8 R \1 $end $upscope $end $upscope $end $scope struct \[10] $end $scope struct mem $end -$var reg 8 0hTyY \0 $end -$var reg 8 9K_w) \1 $end +$var reg 8 C \0 $end +$var reg 8 S \1 $end $upscope $end $upscope $end $scope struct \[11] $end $scope struct mem $end -$var reg 8 +C/Sz \0 $end -$var reg 8 }Y{:o \1 $end +$var reg 8 D \0 $end +$var reg 8 T \1 $end $upscope $end $upscope $end $scope struct \[12] $end $scope struct mem $end -$var reg 8 S6-5u \0 $end -$var reg 8 9q6)w \1 $end +$var reg 8 E \0 $end +$var reg 8 U \1 $end $upscope $end $upscope $end $scope struct \[13] $end $scope struct mem $end -$var reg 8 !c -b100011 &V*EE -b1 IczZe -b100011 unX>R -b1 0hTyY -b100011 9K_w) -b1 +C/Sz -b100011 }Y{:o -b1 S6-5u -b100011 9q6)w -b1 !c +b100011 N +b1 ? +b100011 O +b1 @ +b100011 P +b1 A +b100011 Q +b1 B +b100011 R +b1 C +b100011 S +b1 D +b100011 T +b1 E +b100011 U +b1 F +b100011 V +b1 G +b100011 W +b1 H +b100011 X +b0 ! +0" +0# +b0 $ +b0 % +b0 & +0' +0( +b0 ) +b0 * +0+ +0, +b0 - +0. +0/ +b0 0 +b0 1 +b0 2 +03 +04 +b0 5 +b0 6 +07 +08 $end #1000000 -1:XNoK -1QX!^| -1\o>8T -1DC/;" +1# +1( +1/ +14 #2000000 -1o.T)# -0:XNoK -b1 Cq]A% -b100011 avKNj -1#9)l8 -0QX!^| -b10000 G"IXQ -b100000 h\t:E -1FCuNz -1/Y7%J -1jy78F -0\o>8T -b1 \k#l -b100011 olx7O -1"7?3I -0DC/;" -b10000 0DrV' -b100000 wa!Cx -1u^b&R -1Ic\|v +1" +0# +b1 $ +b100011 % +1' +0( +b10000 ) +b100000 * +1+ +1, +1. +0/ +b1 0 +b100011 1 +13 +04 +b10000 5 +b100000 6 +17 +18 #3000000 -b10000 4d[cL -b100000 {qEUV -1:XNoK -b10000 Cq]A% -b100000 avKNj -1QX!^| -1\o>8T -b10000 \k#l -b100000 olx7O -1DC/;" +b10000 9 +b100000 I +1# +b10000 $ +b100000 % +1( +1/ +b10000 0 +b100000 1 +14 #4000000 -0:XNoK -0QX!^| -b110000 G"IXQ -b1000000 h\t:E -0FCuNz -0\o>8T -0DC/;" -b110000 0DrV' -b1000000 wa!Cx -0u^b&R +0# +0( +b110000 ) +b1000000 * +0+ +0/ +04 +b110000 5 +b1000000 6 +07 #5000000 -b10000 4d[cL -b1000000 {qEUV -1:XNoK -b1000000 avKNj -1QX!^| -1\o>8T -b1000000 olx7O -1DC/;" +b10000 9 +b1000000 I +1# +b1000000 % +1( +1/ +b1000000 1 +14 #6000000 -0:XNoK -0QX!^| -b1010000 G"IXQ -b1100000 h\t:E -1FCuNz -0/Y7%J -0\o>8T -0DC/;" -b1010000 0DrV' -b1100000 wa!Cx -1u^b&R -0Ic\|v +0# +0( +b1010000 ) +b1100000 * +1+ +0, +0/ +04 +b1010000 5 +b1100000 6 +17 +08 #7000000 -b1010000 4d[cL -b1000000 {qEUV -1:XNoK -b1010000 Cq]A% -1QX!^| -1\o>8T -b1010000 \k#l -1DC/;" +b1010000 9 +b1000000 I +1# +b1010000 $ +1( +1/ +b1010000 0 +14 #8000000 -0:XNoK -0QX!^| -b1110000 G"IXQ -b10000000 h\t:E -0FCuNz -0\o>8T -0DC/;" -b1110000 0DrV' -b10000000 wa!Cx -0u^b&R +0# +0( +b1110000 ) +b10000000 * +0+ +0/ +04 +b1110000 5 +b10000000 6 +07 #9000000 -1:XNoK -1QX!^| -1\o>8T -1DC/;" +1# +1( +1/ +14 #10000000 -0:XNoK -0#9)l8 -0QX!^| -b10010000 G"IXQ -b10100000 h\t:E -0\o>8T -0"7?3I -0DC/;" -b10010000 0DrV' -b10100000 wa!Cx +0# +0' +0( +b10010000 ) +b10100000 * +0/ +03 +04 +b10010000 5 +b10100000 6 #11000000 -1:XNoK -1QX!^| -1\o>8T -1DC/;" +1# +1( +1/ +14 #12000000 -0:XNoK -b1 p8T -b1 H,W!J -1"7?3I -0DC/;" -1u^b&R -1Ic\|v +0# +b1 & +1' +0( +1+ +1, +0/ +b1 2 +13 +04 +17 +18 #13000000 -b10010000 c`NPR -b10100000 vK:33 -1:XNoK -1QX!^| -1\o>8T -1DC/;" +b10010000 : +b10100000 J +1# +1( +1/ +14 #14000000 -0:XNoK -b10 p8T -b10 H,W!J -0DC/;" -b10110000 0DrV' -b11000000 wa!Cx +0# +b10 & +0( +b10110000 ) +b11000000 * +0/ +b10 2 +04 +b10110000 5 +b11000000 6 #15000000 -b10110000 ihYp_ -b11000000 QZb%P -1:XNoK -1QX!^| -1\o>8T -1DC/;" +b10110000 ; +b11000000 K +1# +1( +1/ +14 #16000000 -0:XNoK -0#9)l8 -0QX!^| -b11010000 G"IXQ -b11100000 h\t:E -0\o>8T -0"7?3I -0DC/;" -b11010000 0DrV' -b11100000 wa!Cx +0# +0' +0( +b11010000 ) +b11100000 * +0/ +03 +04 +b11010000 5 +b11100000 6 #17000000 -1:XNoK -1QX!^| -1\o>8T -1DC/;" +1# +1( +1/ +14 #18000000 -b1 z&0Qk -0:XNoK -b10010000 Cq]A% -b10100000 avKNj -0QX!^| -b1 ="2wN -0\o>8T -b10010000 \k#l -b10100000 olx7O -0DC/;" +b1 ! +0# +b10010000 $ +b10100000 % +0( +b1 - +0/ +b10010000 0 +b10100000 1 +04 #19000000 -1:XNoK -1QX!^| -1\o>8T -1DC/;" +1# +1( +1/ +14 #20000000 -b10 z&0Qk -0:XNoK -b10110000 Cq]A% -b11000000 avKNj -0QX!^| -b10 ="2wN -0\o>8T -b10110000 \k#l -b11000000 olx7O -0DC/;" +b10 ! +0# +b10110000 $ +b11000000 % +0( +b10 - +0/ +b10110000 0 +b11000000 1 +04 #21000000 -1:XNoK -1QX!^| -1\o>8T -1DC/;" +1# +1( +1/ +14 #22000000 -0:XNoK -0QX!^| -0\o>8T -0DC/;" +0# +0( +0/ +04 diff --git a/crates/fayalite/tests/sim/expected/memories2.vcd b/crates/fayalite/tests/sim/expected/memories2.vcd index 182029e..0ac20f1 100644 --- a/crates/fayalite/tests/sim/expected/memories2.vcd +++ b/crates/fayalite/tests/sim/expected/memories2.vcd @@ -1,363 +1,363 @@ $timescale 1 ps $end $scope module memories2 $end $scope struct rw $end -$var wire 3 xkkG> addr $end -$var wire 1 HoA{1 en $end -$var wire 1 C*2BQ clk $end -$var wire 2 ueF!x rdata $end -$var wire 1 m\l/p wmode $end -$var wire 2 WmjEh wdata $end -$var wire 1 +3E@H wmask $end +$var wire 3 ! addr $end +$var wire 1 " en $end +$var wire 1 # clk $end +$var wire 2 $ rdata $end +$var wire 1 % wmode $end +$var wire 2 & wdata $end +$var wire 1 ' wmask $end $upscope $end $scope struct mem $end $scope struct contents $end $scope struct \[0] $end $scope struct mem $end -$var string 1 ujd9u \$tag $end -$var reg 1 *5lV# HdlSome $end +$var string 1 1 \$tag $end +$var reg 1 6 HdlSome $end $upscope $end $upscope $end $scope struct \[1] $end $scope struct mem $end -$var string 1 *qL|n \$tag $end -$var reg 1 ^/FDC HdlSome $end +$var string 1 2 \$tag $end +$var reg 1 7 HdlSome $end $upscope $end $upscope $end $scope struct \[2] $end $scope struct mem $end -$var string 1 r*7|@ \$tag $end -$var reg 1 YMY"3 HdlSome $end +$var string 1 3 \$tag $end +$var reg 1 8 HdlSome $end $upscope $end $upscope $end $scope struct \[3] $end $scope struct mem $end -$var string 1 jj/6F \$tag $end -$var reg 1 S+Uy} HdlSome $end +$var string 1 4 \$tag $end +$var reg 1 9 HdlSome $end $upscope $end $upscope $end $scope struct \[4] $end $scope struct mem $end -$var string 1 H72IP \$tag $end -$var reg 1 vH{({ HdlSome $end +$var string 1 5 \$tag $end +$var reg 1 : HdlSome $end $upscope $end $upscope $end $upscope $end $scope struct rw0 $end -$var wire 3 uabMI addr $end -$var wire 1 LEn[l en $end -$var wire 1 OpH)U clk $end +$var wire 3 ( addr $end +$var wire 1 ) en $end +$var wire 1 * clk $end $scope struct rdata $end -$var string 1 [}rcZ \$tag $end -$var wire 1 5f=Y~ HdlSome $end +$var string 1 + \$tag $end +$var wire 1 , HdlSome $end $upscope $end -$var wire 1 6c_9_ wmode $end +$var wire 1 - wmode $end $scope struct wdata $end -$var string 1 $hfRN \$tag $end -$var wire 1 rop,b HdlSome $end +$var string 1 . \$tag $end +$var wire 1 / HdlSome $end $upscope $end -$var wire 1 Ly=US wmask $end +$var wire 1 0 wmask $end $upscope $end $upscope $end $upscope $end $enddefinitions $end $dumpvars -sHdlSome\x20(1) ujd9u -1*5lV# -sHdlSome\x20(1) *qL|n -1^/FDC -sHdlSome\x20(1) r*7|@ -1YMY"3 -sHdlSome\x20(1) jj/6F -1S+Uy} -sHdlSome\x20(1) H72IP -1vH{({ -b0 xkkG> -0HoA{1 -0C*2BQ -b0 ueF!x -0m\l/p -b0 WmjEh -0+3E@H -b0 uabMI -0LEn[l -0OpH)U -sHdlNone\x20(0) [}rcZ -05f=Y~ -06c_9_ -sHdlNone\x20(0) $hfRN -0rop,b -0Ly=US +sHdlSome\x20(1) 1 +16 +sHdlSome\x20(1) 2 +17 +sHdlSome\x20(1) 3 +18 +sHdlSome\x20(1) 4 +19 +sHdlSome\x20(1) 5 +1: +b0 ! +0" +0# +b0 $ +0% +b0 & +0' +b0 ( +0) +0* +sHdlNone\x20(0) + +0, +0- +sHdlNone\x20(0) . +0/ +00 $end #250000 -1C*2BQ -1OpH)U +1# +1* #500000 #750000 -0C*2BQ -0OpH)U +0# +0* #1000000 -1HoA{1 -1LEn[l +1" +1) #1250000 -1C*2BQ -b11 ueF!x -1OpH)U -sHdlSome\x20(1) [}rcZ -15f=Y~ +1# +b11 $ +1* +sHdlSome\x20(1) + +1, #1500000 #1750000 -0C*2BQ -0OpH)U +0# +0* #2000000 -0HoA{1 -0LEn[l +0" +0) #2250000 -1C*2BQ -b0 ueF!x -1OpH)U -sHdlNone\x20(0) [}rcZ -05f=Y~ +1# +b0 $ +1* +sHdlNone\x20(0) + +0, #2500000 #2750000 -0C*2BQ -0OpH)U +0# +0* #3000000 -1HoA{1 -1m\l/p -1+3E@H -1LEn[l -16c_9_ -1Ly=US +1" +1% +1' +1) +1- +10 #3250000 -sHdlNone\x20(0) ujd9u -0*5lV# -1C*2BQ -1OpH)U +sHdlNone\x20(0) 1 +06 +1# +1* #3500000 #3750000 -0C*2BQ -0OpH)U +0# +0* #4000000 -0m\l/p -0+3E@H -06c_9_ -0Ly=US +0% +0' +0- +00 #4250000 -1C*2BQ -1OpH)U +1# +1* #4500000 #4750000 -0C*2BQ -0OpH)U +0# +0* #5000000 -1m\l/p -b11 WmjEh -16c_9_ -sHdlSome\x20(1) $hfRN -1rop,b +1% +b11 & +1- +sHdlSome\x20(1) . +1/ #5250000 -1C*2BQ -1OpH)U +1# +1* #5500000 #5750000 -0C*2BQ -0OpH)U +0# +0* #6000000 -b1 xkkG> -b1 WmjEh -1+3E@H -b1 uabMI -0rop,b -1Ly=US +b1 ! +b1 & +1' +b1 ( +0/ +10 #6250000 -sHdlSome\x20(1) *qL|n -0^/FDC -1C*2BQ -1OpH)U +sHdlSome\x20(1) 2 +07 +1# +1* #6500000 #6750000 -0C*2BQ -0OpH)U +0# +0* #7000000 -b10 xkkG> -b10 WmjEh -b10 uabMI -sHdlNone\x20(0) $hfRN +b10 ! +b10 & +b10 ( +sHdlNone\x20(0) . #7250000 -sHdlNone\x20(0) r*7|@ -0YMY"3 -1C*2BQ -1OpH)U +sHdlNone\x20(0) 3 +08 +1# +1* #7500000 #7750000 -0C*2BQ -0OpH)U +0# +0* #8000000 -b11 xkkG> -b11 WmjEh -b11 uabMI -sHdlSome\x20(1) $hfRN -1rop,b +b11 ! +b11 & +b11 ( +sHdlSome\x20(1) . +1/ #8250000 -sHdlSome\x20(1) jj/6F -1S+Uy} -1C*2BQ -1OpH)U +sHdlSome\x20(1) 4 +19 +1# +1* #8500000 #8750000 -0C*2BQ -0OpH)U +0# +0* #9000000 -b100 xkkG> -b10 WmjEh -b100 uabMI -sHdlNone\x20(0) $hfRN -0rop,b +b100 ! +b10 & +b100 ( +sHdlNone\x20(0) . +0/ #9250000 -sHdlNone\x20(0) H72IP -0vH{({ -1C*2BQ -1OpH)U +sHdlNone\x20(0) 5 +0: +1# +1* #9500000 #9750000 -0C*2BQ -0OpH)U +0# +0* #10000000 -b101 xkkG> -b1 WmjEh -b101 uabMI -sHdlSome\x20(1) $hfRN +b101 ! +b1 & +b101 ( +sHdlSome\x20(1) . #10250000 -1C*2BQ -1OpH)U +1# +1* #10500000 #10750000 -0C*2BQ -0OpH)U +0# +0* #11000000 -b110 xkkG> -b110 uabMI +b110 ! +b110 ( #11250000 -1C*2BQ -1OpH)U +1# +1* #11500000 #11750000 -0C*2BQ -0OpH)U +0# +0* #12000000 -b111 xkkG> -b111 uabMI +b111 ! +b111 ( #12250000 -1C*2BQ -1OpH)U +1# +1* #12500000 #12750000 -0C*2BQ -0OpH)U +0# +0* #13000000 -0m\l/p -b0 WmjEh -0+3E@H -06c_9_ -sHdlNone\x20(0) $hfRN -0Ly=US +0% +b0 & +0' +0- +sHdlNone\x20(0) . +00 #13250000 -1C*2BQ -1OpH)U +1# +1* #13500000 #13750000 -0C*2BQ -0OpH)U +0# +0* #14000000 -b110 xkkG> -b110 uabMI +b110 ! +b110 ( #14250000 -1C*2BQ -1OpH)U +1# +1* #14500000 #14750000 -0C*2BQ -0OpH)U +0# +0* #15000000 -b101 xkkG> -b101 uabMI +b101 ! +b101 ( #15250000 -1C*2BQ -1OpH)U +1# +1* #15500000 #15750000 -0C*2BQ -0OpH)U +0# +0* #16000000 -b100 xkkG> -b100 uabMI +b100 ! +b100 ( #16250000 -1C*2BQ -1OpH)U +1# +1* #16500000 #16750000 -0C*2BQ -0OpH)U +0# +0* #17000000 -b11 xkkG> -b11 uabMI +b11 ! +b11 ( #17250000 -1C*2BQ -b11 ueF!x -1OpH)U -sHdlSome\x20(1) [}rcZ -15f=Y~ +1# +b11 $ +1* +sHdlSome\x20(1) + +1, #17500000 #17750000 -0C*2BQ -0OpH)U +0# +0* #18000000 -b10 xkkG> -b10 uabMI +b10 ! +b10 ( #18250000 -1C*2BQ -b0 ueF!x -1OpH)U -sHdlNone\x20(0) [}rcZ -05f=Y~ +1# +b0 $ +1* +sHdlNone\x20(0) + +0, #18500000 #18750000 -0C*2BQ -0OpH)U +0# +0* #19000000 -b0 xkkG> -b0 uabMI +b0 ! +b0 ( #19250000 -1C*2BQ -1OpH)U +1# +1* #19500000 #19750000 -0C*2BQ -0OpH)U +0# +0* #20000000 -b1 xkkG> -b1 uabMI +b1 ! +b1 ( #20250000 -1C*2BQ -b1 ueF!x -1OpH)U -sHdlSome\x20(1) [}rcZ +1# +b1 $ +1* +sHdlSome\x20(1) + #20500000 #20750000 -0C*2BQ -0OpH)U +0# +0* #21000000 -b0 xkkG> -0HoA{1 -b0 uabMI -0LEn[l +b0 ! +0" +b0 ( +0) #21250000 -1C*2BQ -b0 ueF!x -1OpH)U -sHdlNone\x20(0) [}rcZ +1# +b0 $ +1* +sHdlNone\x20(0) + #21500000 #21750000 -0C*2BQ -0OpH)U +0# +0* #22000000 diff --git a/crates/fayalite/tests/sim/expected/memories3.vcd b/crates/fayalite/tests/sim/expected/memories3.vcd index 9495de9..32ee75e 100644 --- a/crates/fayalite/tests/sim/expected/memories3.vcd +++ b/crates/fayalite/tests/sim/expected/memories3.vcd @@ -1,836 +1,836 @@ $timescale 1 ps $end $scope module memories3 $end $scope struct r $end -$var wire 3 }Q=~y addr $end -$var wire 1 ,Ca!' en $end -$var wire 1 dJF\@ clk $end +$var wire 3 ! addr $end +$var wire 1 " en $end +$var wire 1 # clk $end $scope struct data $end -$var wire 8 "w$'Q \[0] $end -$var wire 8 mIo&U \[1] $end -$var wire 8 LJ\m% \[2] $end -$var wire 8 `Zp>N \[3] $end -$var wire 8 YR.PG \[4] $end -$var wire 8 BZ&)B \[5] $end -$var wire 8 _$[8D \[6] $end -$var wire 8 tc)n] \[7] $end +$var wire 8 $ \[0] $end +$var wire 8 % \[1] $end +$var wire 8 & \[2] $end +$var wire 8 ' \[3] $end +$var wire 8 ( \[4] $end +$var wire 8 ) \[5] $end +$var wire 8 * \[6] $end +$var wire 8 + \[7] $end $upscope $end $upscope $end $scope struct w $end -$var wire 3 bs-Rg addr $end -$var wire 1 *T~2b en $end -$var wire 1 }[YPW clk $end +$var wire 3 , addr $end +$var wire 1 - en $end +$var wire 1 . clk $end $scope struct data $end -$var wire 8 6,aYz \[0] $end -$var wire 8 Bq5kY \[1] $end -$var wire 8 :lN4y \[2] $end -$var wire 8 +9uC] \[3] $end -$var wire 8 /EG3; \[4] $end -$var wire 8 >=e$j \[5] $end -$var wire 8 >wz^~ \[6] $end -$var wire 8 CYt2z \[7] $end +$var wire 8 / \[0] $end +$var wire 8 0 \[1] $end +$var wire 8 1 \[2] $end +$var wire 8 2 \[3] $end +$var wire 8 3 \[4] $end +$var wire 8 4 \[5] $end +$var wire 8 5 \[6] $end +$var wire 8 6 \[7] $end $upscope $end $scope struct mask $end -$var wire 1 :.XL} \[0] $end -$var wire 1 0b%VN \[1] $end -$var wire 1 *w)7y \[2] $end -$var wire 1 1dg() \[3] $end -$var wire 1 s% \[7] $end $upscope $end $upscope $end $scope struct mem $end $scope struct contents $end $scope struct \[0] $end $scope struct mem $end -$var reg 8 bS^uZ \[0] $end -$var reg 8 +MZoR \[1] $end -$var reg 8 buliE \[2] $end -$var reg 8 X1my. \[3] $end -$var reg 8 pmEg% \[4] $end -$var reg 8 J;&2w \[5] $end -$var reg 8 #'ZC$ \[6] $end -$var reg 8 zdBci \[7] $end +$var reg 8 ] \[0] $end +$var reg 8 e \[1] $end +$var reg 8 m \[2] $end +$var reg 8 u \[3] $end +$var reg 8 } \[4] $end +$var reg 8 '" \[5] $end +$var reg 8 /" \[6] $end +$var reg 8 7" \[7] $end $upscope $end $upscope $end $scope struct \[1] $end $scope struct mem $end -$var reg 8 !=66X \[0] $end -$var reg 8 -#Dd6 \[1] $end -$var reg 8 l}7)5 \[2] $end -$var reg 8 8,]`a \[3] $end -$var reg 8 yES{c \[4] $end -$var reg 8 ;J^L" \[5] $end -$var reg 8 qUI{d \[6] $end -$var reg 8 %U;af \[7] $end +$var reg 8 ^ \[0] $end +$var reg 8 f \[1] $end +$var reg 8 n \[2] $end +$var reg 8 v \[3] $end +$var reg 8 ~ \[4] $end +$var reg 8 (" \[5] $end +$var reg 8 0" \[6] $end +$var reg 8 8" \[7] $end $upscope $end $upscope $end $scope struct \[2] $end $scope struct mem $end -$var reg 8 ~\!qw \[0] $end -$var reg 8 \K4+l \[1] $end -$var reg 8 V7%F. \[2] $end -$var reg 8 R@/Mx \[3] $end -$var reg 8 ,VoRT \[4] $end -$var reg 8 `L=0w \[5] $end -$var reg 8 kP[@C \[6] $end -$var reg 8 2^Xew \[7] $end +$var reg 8 _ \[0] $end +$var reg 8 g \[1] $end +$var reg 8 o \[2] $end +$var reg 8 w \[3] $end +$var reg 8 !" \[4] $end +$var reg 8 )" \[5] $end +$var reg 8 1" \[6] $end +$var reg 8 9" \[7] $end $upscope $end $upscope $end $scope struct \[3] $end $scope struct mem $end -$var reg 8 O&Qy} \[0] $end -$var reg 8 YRUF" \[1] $end -$var reg 8 c_Q \[0] $end -$var reg 8 B$aO# \[1] $end -$var reg 8 .=-:e \[2] $end -$var reg 8 WqHtO \[3] $end -$var reg 8 \P/B8 \[4] $end -$var reg 8 ~f|@~ \[5] $end -$var reg 8 [xw38 \[6] $end -$var reg 8 ,mMiC \[7] $end +$var reg 8 b \[0] $end +$var reg 8 j \[1] $end +$var reg 8 r \[2] $end +$var reg 8 z \[3] $end +$var reg 8 $" \[4] $end +$var reg 8 ," \[5] $end +$var reg 8 4" \[6] $end +$var reg 8 <" \[7] $end $upscope $end $upscope $end $scope struct \[6] $end $scope struct mem $end -$var reg 8 T){Kr \[0] $end -$var reg 8 JCt-5 \[1] $end -$var reg 8 JJ`q% \[2] $end -$var reg 8 &8m;f \[3] $end -$var reg 8 .N&;O \[4] $end -$var reg 8 9CPW} \[5] $end -$var reg 8 ~cUnd \[6] $end -$var reg 8 S6,C. \[7] $end +$var reg 8 c \[0] $end +$var reg 8 k \[1] $end +$var reg 8 s \[2] $end +$var reg 8 { \[3] $end +$var reg 8 %" \[4] $end +$var reg 8 -" \[5] $end +$var reg 8 5" \[6] $end +$var reg 8 =" \[7] $end $upscope $end $upscope $end $scope struct \[7] $end $scope struct mem $end -$var reg 8 h,t%t \[0] $end -$var reg 8 M.'tT \[1] $end -$var reg 8 WH^lq \[2] $end -$var reg 8 wk@1l \[3] $end -$var reg 8 XPVW/ \[4] $end -$var reg 8 8i**= \[5] $end -$var reg 8 T7yLi \[6] $end -$var reg 8 xPnYC \[7] $end +$var reg 8 d \[0] $end +$var reg 8 l \[1] $end +$var reg 8 t \[2] $end +$var reg 8 | \[3] $end +$var reg 8 &" \[4] $end +$var reg 8 ." \[5] $end +$var reg 8 6" \[6] $end +$var reg 8 >" \[7] $end $upscope $end $upscope $end $upscope $end $scope struct r0 $end -$var wire 3 ]7,pz addr $end -$var wire 1 ]ky*D en $end -$var wire 1 pK0f; clk $end +$var wire 3 ? addr $end +$var wire 1 @ en $end +$var wire 1 A clk $end $scope struct data $end -$var wire 8 Wz+1. \[0] $end -$var wire 8 q-WOU \[1] $end -$var wire 8 ,iWd9 \[2] $end -$var wire 8 P,^c) \[3] $end -$var wire 8 s?0AD \[4] $end -$var wire 8 {,&!. \[5] $end -$var wire 8 0~wS+ \[6] $end -$var wire 8 ZqG9i \[7] $end +$var wire 8 B \[0] $end +$var wire 8 C \[1] $end +$var wire 8 D \[2] $end +$var wire 8 E \[3] $end +$var wire 8 F \[4] $end +$var wire 8 G \[5] $end +$var wire 8 H \[6] $end +$var wire 8 I \[7] $end $upscope $end $upscope $end $scope struct w1 $end -$var wire 3 iuiB`l[ \[6] $end -$var wire 8 481V} \[7] $end +$var wire 8 M \[0] $end +$var wire 8 N \[1] $end +$var wire 8 O \[2] $end +$var wire 8 P \[3] $end +$var wire 8 Q \[4] $end +$var wire 8 R \[5] $end +$var wire 8 S \[6] $end +$var wire 8 T \[7] $end $upscope $end $scope struct mask $end -$var wire 1 E`@Pc \[0] $end -$var wire 1 Hm9Lt \[1] $end -$var wire 1 D@ZT~ \[2] $end -$var wire 1 %ZXkA \[3] $end -$var wire 1 dO-sf \[4] $end -$var wire 1 uE-x9 \[5] $end -$var wire 1 [w<$[ \[6] $end -$var wire 1 *7bb6 \[7] $end +$var wire 1 U \[0] $end +$var wire 1 V \[1] $end +$var wire 1 W \[2] $end +$var wire 1 X \[3] $end +$var wire 1 Y \[4] $end +$var wire 1 Z \[5] $end +$var wire 1 [ \[6] $end +$var wire 1 \ \[7] $end $upscope $end $upscope $end $upscope $end $upscope $end $enddefinitions $end $dumpvars -b0 bS^uZ -b0 +MZoR -b0 buliE -b0 X1my. -b0 pmEg% -b0 J;&2w -b0 #'ZC$ -b0 zdBci -b0 !=66X -b0 -#Dd6 -b0 l}7)5 -b0 8,]`a -b0 yES{c -b0 ;J^L" -b0 qUI{d -b0 %U;af -b0 ~\!qw -b0 \K4+l -b0 V7%F. -b0 R@/Mx -b0 ,VoRT -b0 `L=0w -b0 kP[@C -b0 2^Xew -b0 O&Qy} -b0 YRUF" -b0 c_Q -b0 B$aO# -b0 .=-:e -b0 WqHtO -b0 \P/B8 -b0 ~f|@~ -b0 [xw38 -b0 ,mMiC -b0 T){Kr -b0 JCt-5 -b0 JJ`q% -b0 &8m;f -b0 .N&;O -b0 9CPW} -b0 ~cUnd -b0 S6,C. -b0 h,t%t -b0 M.'tT -b0 WH^lq -b0 wk@1l -b0 XPVW/ -b0 8i**= -b0 T7yLi -b0 xPnYC -b0 }Q=~y -0,Ca!' -0dJF\@ -b0 "w$'Q -b0 mIo&U -b0 LJ\m% -b0 `Zp>N -b0 YR.PG -b0 BZ&)B -b0 _$[8D -b0 tc)n] -b0 bs-Rg -1*T~2b -0}[YPW -b10010 6,aYz -b110100 Bq5kY -b1010110 :lN4y -b1111000 +9uC] -b10011010 /EG3; -b10111100 >=e$j -b11011110 >wz^~ -b11110000 CYt2z -0:.XL} -10b%VN -0*w)7y -11dg() -1s%B`l[ -b11110000 481V} -0E`@Pc -1Hm9Lt -0D@ZT~ -1%ZXkA -1dO-sf -0uE-x9 -0[w<$[ -1*7bb6 +b0 ] +b0 e +b0 m +b0 u +b0 } +b0 '" +b0 /" +b0 7" +b0 ^ +b0 f +b0 n +b0 v +b0 ~ +b0 (" +b0 0" +b0 8" +b0 _ +b0 g +b0 o +b0 w +b0 !" +b0 )" +b0 1" +b0 9" +b0 ` +b0 h +b0 p +b0 x +b0 "" +b0 *" +b0 2" +b0 :" +b0 a +b0 i +b0 q +b0 y +b0 #" +b0 +" +b0 3" +b0 ;" +b0 b +b0 j +b0 r +b0 z +b0 $" +b0 ," +b0 4" +b0 <" +b0 c +b0 k +b0 s +b0 { +b0 %" +b0 -" +b0 5" +b0 =" +b0 d +b0 l +b0 t +b0 | +b0 &" +b0 ." +b0 6" +b0 >" +b0 ! +0" +0# +b0 $ +b0 % +b0 & +b0 ' +b0 ( +b0 ) +b0 * +b0 + +b0 , +1- +0. +b10010 / +b110100 0 +b1010110 1 +b1111000 2 +b10011010 3 +b10111100 4 +b11011110 5 +b11110000 6 +07 +18 +09 +1: +1; +0< +0= +1> +b0 ? +0@ +0A +b0 B +b0 C +b0 D +b0 E +b0 F +b0 G +b0 H +b0 I +b0 J +1K +0L +b10010 M +b110100 N +b1010110 O +b1111000 P +b10011010 Q +b10111100 R +b11011110 S +b11110000 T +0U +1V +0W +1X +1Y +0Z +0[ +1\ $end #250000 -1dJF\@ -1}[YPW -1pK0f; -1=[Eug +1# +1. +1A +1L #500000 #750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #1000000 -1,Ca!' -b1 bs-Rg -0*T~2b -b0 6,aYz -b0 Bq5kY -b0 :lN4y -b0 +9uC] -b0 /EG3; -b0 >=e$j -b0 >wz^~ -b0 CYt2z -00b%VN -01dg() -0s%B`l[ -b0 481V} -0Hm9Lt -0%ZXkA -0dO-sf -0*7bb6 +1" +b1 , +0- +b0 / +b0 0 +b0 1 +b0 2 +b0 3 +b0 4 +b0 5 +b0 6 +08 +0: +0; +0> +1@ +b1 J +0K +b0 M +b0 N +b0 O +b0 P +b0 Q +b0 R +b0 S +b0 T +0V +0X +0Y +0\ #1250000 -b0 bS^uZ -b110100 +MZoR -b0 buliE -b1111000 X1my. -b10011010 pmEg% -b0 J;&2w -b0 #'ZC$ -b11110000 zdBci -1dJF\@ -1}[YPW -1pK0f; -1=[Eug +b0 ] +b110100 e +b0 m +b1111000 u +b10011010 } +b0 '" +b0 /" +b11110000 7" +1# +1. +1A +1L #1500000 #1750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #2000000 #2250000 -1dJF\@ -1}[YPW -1pK0f; -1=[Eug +1# +1. +1A +1L #2500000 #2750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #3000000 -b0 bs-Rg -1*T~2b -b11111110 6,aYz -b11011100 Bq5kY -b10111010 :lN4y -b10011000 +9uC] -b1110110 /EG3; -b1010100 >=e$j -b110010 >wz^~ -b10000 CYt2z -1:.XL} -10b%VN -1*w)7y -11dg() -1s%B`l[ -b10000 481V} -1E`@Pc -1Hm9Lt -1D@ZT~ -1%ZXkA -1dO-sf -1uE-x9 -1[w<$[ -1*7bb6 +b0 , +1- +b11111110 / +b11011100 0 +b10111010 1 +b10011000 2 +b1110110 3 +b1010100 4 +b110010 5 +b10000 6 +17 +18 +19 +1: +1; +1< +1= +1> +b0 J +1K +b11111110 M +b11011100 N +b10111010 O +b10011000 P +b1110110 Q +b1010100 R +b110010 S +b10000 T +1U +1V +1W +1X +1Y +1Z +1[ +1\ #3250000 -1dJF\@ -b110100 mIo&U -b1111000 `Zp>N -b10011010 YR.PG -b11110000 tc)n] -1}[YPW -1pK0f; -b110100 q-WOU -b1111000 P,^c) -b10011010 s?0AD -b11110000 ZqG9i -1=[Eug +1# +b110100 % +b1111000 ' +b10011010 ( +b11110000 + +1. +1A +b110100 C +b1111000 E +b10011010 F +b11110000 I +1L #3500000 #3750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #4000000 #4250000 -b11111110 bS^uZ -b11011100 +MZoR -b10111010 buliE -b10011000 X1my. -b1110110 pmEg% -b1010100 J;&2w -b110010 #'ZC$ -b10000 zdBci -1dJF\@ -1}[YPW -1pK0f; -1=[Eug +b11111110 ] +b11011100 e +b10111010 m +b10011000 u +b1110110 } +b1010100 '" +b110010 /" +b10000 7" +1# +1. +1A +1L #4500000 #4750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #5000000 #5250000 -b11111110 bS^uZ -b11011100 +MZoR -b10111010 buliE -b10011000 X1my. -b1110110 pmEg% -b1010100 J;&2w -b110010 #'ZC$ -b10000 zdBci -1dJF\@ -1}[YPW -1pK0f; -1=[Eug +b11111110 ] +b11011100 e +b10111010 m +b10011000 u +b1110110 } +b1010100 '" +b110010 /" +b10000 7" +1# +1. +1A +1L #5500000 #5750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #6000000 -0,Ca!' -b1 bs-Rg -b10011 6,aYz -b1010111 Bq5kY -b10011011 :lN4y -b11011111 +9uC] -b10 /EG3; -b1000110 >=e$j -b10001010 >wz^~ -b11001110 CYt2z -0]ky*D -b1 iuiB`l[ -b11001110 481V} +0" +b1 , +b10011 / +b1010111 0 +b10011011 1 +b11011111 2 +b10 3 +b1000110 4 +b10001010 5 +b11001110 6 +0@ +b1 J +b10011 M +b1010111 N +b10011011 O +b11011111 P +b10 Q +b1000110 R +b10001010 S +b11001110 T #6250000 -b11111110 bS^uZ -b11011100 +MZoR -b10111010 buliE -b10011000 X1my. -b1110110 pmEg% -b1010100 J;&2w -b110010 #'ZC$ -b10000 zdBci -1dJF\@ -b11111110 "w$'Q -b11011100 mIo&U -b10111010 LJ\m% -b10011000 `Zp>N -b1110110 YR.PG -b1010100 BZ&)B -b110010 _$[8D -b10000 tc)n] -1}[YPW -1pK0f; -b11111110 Wz+1. -b11011100 q-WOU -b10111010 ,iWd9 -b10011000 P,^c) -b1110110 s?0AD -b1010100 {,&!. -b110010 0~wS+ -b10000 ZqG9i -1=[Eug +b11111110 ] +b11011100 e +b10111010 m +b10011000 u +b1110110 } +b1010100 '" +b110010 /" +b10000 7" +1# +b11111110 $ +b11011100 % +b10111010 & +b10011000 ' +b1110110 ( +b1010100 ) +b110010 * +b10000 + +1. +1A +b11111110 B +b11011100 C +b10111010 D +b10011000 E +b1110110 F +b1010100 G +b110010 H +b10000 I +1L #6500000 #6750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #7000000 -b10 bs-Rg -b1110100 6,aYz -b1100101 Bq5kY -b1110011 :lN4y -b1110100 +9uC] -b1101001 /EG3; -b1101110 >=e$j -b1100111 >wz^~ -b100001 CYt2z -b10 iuiB`l[ -b100001 481V} +b10 , +b1110100 / +b1100101 0 +b1110011 1 +b1110100 2 +b1101001 3 +b1101110 4 +b1100111 5 +b100001 6 +b10 J +b1110100 M +b1100101 N +b1110011 O +b1110100 P +b1101001 Q +b1101110 R +b1100111 S +b100001 T #7250000 -b10011 !=66X -b1010111 -#Dd6 -b10011011 l}7)5 -b11011111 8,]`a -b10 yES{c -b1000110 ;J^L" -b10001010 qUI{d -b11001110 %U;af -1dJF\@ -b0 "w$'Q -b0 mIo&U -b0 LJ\m% -b0 `Zp>N -b0 YR.PG -b0 BZ&)B -b0 _$[8D -b0 tc)n] -1}[YPW -1pK0f; -b0 Wz+1. -b0 q-WOU -b0 ,iWd9 -b0 P,^c) -b0 s?0AD -b0 {,&!. -b0 0~wS+ -b0 ZqG9i -1=[Eug +b10011 ^ +b1010111 f +b10011011 n +b11011111 v +b10 ~ +b1000110 (" +b10001010 0" +b11001110 8" +1# +b0 $ +b0 % +b0 & +b0 ' +b0 ( +b0 ) +b0 * +b0 + +1. +1A +b0 B +b0 C +b0 D +b0 E +b0 F +b0 G +b0 H +b0 I +1L #7500000 #7750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #8000000 -b11 bs-Rg -b1101101 6,aYz -b1101111 Bq5kY -b1110010 :lN4y -b1100101 +9uC] -b100000 /EG3; -b1110100 >=e$j -b1110011 >wz^~ -b1110100 CYt2z -b11 iuiB`l[ -b1110100 481V} +b11 , +b1101101 / +b1101111 0 +b1110010 1 +b1100101 2 +b100000 3 +b1110100 4 +b1110011 5 +b1110100 6 +b11 J +b1101101 M +b1101111 N +b1110010 O +b1100101 P +b100000 Q +b1110100 R +b1110011 S +b1110100 T #8250000 -b1110100 ~\!qw -b1100101 \K4+l -b1110011 V7%F. -b1110100 R@/Mx -b1101001 ,VoRT -b1101110 `L=0w -b1100111 kP[@C -b100001 2^Xew -1dJF\@ -1}[YPW -1pK0f; -1=[Eug +b1110100 _ +b1100101 g +b1110011 o +b1110100 w +b1101001 !" +b1101110 )" +b1100111 1" +b100001 9" +1# +1. +1A +1L #8500000 #8750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #9000000 -1,Ca!' -b0 bs-Rg -0*T~2b -b0 6,aYz -b0 Bq5kY -b0 :lN4y -b0 +9uC] -b0 /EG3; -b0 >=e$j -b0 >wz^~ -b0 CYt2z -0:.XL} -00b%VN -0*w)7y -01dg() -0s%B`l[ -b0 481V} -0E`@Pc -0Hm9Lt -0D@ZT~ -0%ZXkA -0dO-sf -0uE-x9 -0[w<$[ -0*7bb6 +1" +b0 , +0- +b0 / +b0 0 +b0 1 +b0 2 +b0 3 +b0 4 +b0 5 +b0 6 +07 +08 +09 +0: +0; +0< +0= +0> +1@ +b0 J +0K +b0 M +b0 N +b0 O +b0 P +b0 Q +b0 R +b0 S +b0 T +0U +0V +0W +0X +0Y +0Z +0[ +0\ #9250000 -b1101101 O&Qy} -b1101111 YRUF" -b1110010 N -b1110110 YR.PG -b1010100 BZ&)B -b110010 _$[8D -b10000 tc)n] -1}[YPW -1pK0f; -b11111110 Wz+1. -b11011100 q-WOU -b10111010 ,iWd9 -b10011000 P,^c) -b1110110 s?0AD -b1010100 {,&!. -b110010 0~wS+ -b10000 ZqG9i -1=[Eug +1# +b11111110 $ +b11011100 % +b10111010 & +b10011000 ' +b1110110 ( +b1010100 ) +b110010 * +b10000 + +1. +1A +b11111110 B +b11011100 C +b10111010 D +b10011000 E +b1110110 F +b1010100 G +b110010 H +b10000 I +1L #10500000 #10750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #11000000 -b10 }Q=~y -b10 ]7,pz +b10 ! +b10 ? #11250000 -1dJF\@ -b10011 "w$'Q -b1010111 mIo&U -b10011011 LJ\m% -b11011111 `Zp>N -b10 YR.PG -b1000110 BZ&)B -b10001010 _$[8D -b11001110 tc)n] -1}[YPW -1pK0f; -b10011 Wz+1. -b1010111 q-WOU -b10011011 ,iWd9 -b11011111 P,^c) -b10 s?0AD -b1000110 {,&!. -b10001010 0~wS+ -b11001110 ZqG9i -1=[Eug +1# +b10011 $ +b1010111 % +b10011011 & +b11011111 ' +b10 ( +b1000110 ) +b10001010 * +b11001110 + +1. +1A +b10011 B +b1010111 C +b10011011 D +b11011111 E +b10 F +b1000110 G +b10001010 H +b11001110 I +1L #11500000 #11750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #12000000 -b11 }Q=~y -b11 ]7,pz +b11 ! +b11 ? #12250000 -1dJF\@ -b1110100 "w$'Q -b1100101 mIo&U -b1110011 LJ\m% -b1110100 `Zp>N -b1101001 YR.PG -b1101110 BZ&)B -b1100111 _$[8D -b100001 tc)n] -1}[YPW -1pK0f; -b1110100 Wz+1. -b1100101 q-WOU -b1110011 ,iWd9 -b1110100 P,^c) -b1101001 s?0AD -b1101110 {,&!. -b1100111 0~wS+ -b100001 ZqG9i -1=[Eug +1# +b1110100 $ +b1100101 % +b1110011 & +b1110100 ' +b1101001 ( +b1101110 ) +b1100111 * +b100001 + +1. +1A +b1110100 B +b1100101 C +b1110011 D +b1110100 E +b1101001 F +b1101110 G +b1100111 H +b100001 I +1L #12500000 #12750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #13000000 -b0 }Q=~y -0,Ca!' -b0 ]7,pz -0]ky*D +b0 ! +0" +b0 ? +0@ #13250000 -1dJF\@ -b1101101 "w$'Q -b1101111 mIo&U -b1110010 LJ\m% -b1100101 `Zp>N -b100000 YR.PG -b1110100 BZ&)B -b1110011 _$[8D -b1110100 tc)n] -1}[YPW -1pK0f; -b1101101 Wz+1. -b1101111 q-WOU -b1110010 ,iWd9 -b1100101 P,^c) -b100000 s?0AD -b1110100 {,&!. -b1110011 0~wS+ -b1110100 ZqG9i -1=[Eug +1# +b1101101 $ +b1101111 % +b1110010 & +b1100101 ' +b100000 ( +b1110100 ) +b1110011 * +b1110100 + +1. +1A +b1101101 B +b1101111 C +b1110010 D +b1100101 E +b100000 F +b1110100 G +b1110011 H +b1110100 I +1L #13500000 #13750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #14000000 #14250000 -1dJF\@ -b0 "w$'Q -b0 mIo&U -b0 LJ\m% -b0 `Zp>N -b0 YR.PG -b0 BZ&)B -b0 _$[8D -b0 tc)n] -1}[YPW -1pK0f; -b0 Wz+1. -b0 q-WOU -b0 ,iWd9 -b0 P,^c) -b0 s?0AD -b0 {,&!. -b0 0~wS+ -b0 ZqG9i -1=[Eug +1# +b0 $ +b0 % +b0 & +b0 ' +b0 ( +b0 ) +b0 * +b0 + +1. +1A +b0 B +b0 C +b0 D +b0 E +b0 F +b0 G +b0 H +b0 I +1L #14500000 #14750000 -0dJF\@ -0}[YPW -0pK0f; -0=[Eug +0# +0. +0A +0L #15000000 diff --git a/crates/fayalite/tests/sim/expected/mod1.vcd b/crates/fayalite/tests/sim/expected/mod1.vcd index b12db8f..0d1a6f4 100644 --- a/crates/fayalite/tests/sim/expected/mod1.vcd +++ b/crates/fayalite/tests/sim/expected/mod1.vcd @@ -1,34 +1,47 @@ $timescale 1 ps $end $scope module mod1 $end $scope struct o $end -$var wire 4 avK(^ i $end -$var wire 2 Q2~aG o $end -$var wire 2 DXK'| i2 $end -$var wire 4 cPuix o2 $end +$var wire 4 ! i $end +$var wire 2 " o $end +$var wire 2 # i2 $end +$var wire 4 $ o2 $end $upscope $end -$scope module child $end -$var wire 4 ($5K7 i $end -$var wire 2 %6Wv" o $end -$var wire 2 +|-AU i2 $end -$var wire 4 Hw?%j o2 $end +$scope struct child $end +$var wire 4 ) i $end +$var wire 2 * o $end +$var wire 2 + i2 $end +$var wire 4 , o2 $end +$upscope $end +$scope module mod1_child $end +$var wire 4 % i $end +$var wire 2 & o $end +$var wire 2 ' i2 $end +$var wire 4 ( o2 $end $upscope $end $upscope $end $enddefinitions $end $dumpvars -b11 avK(^ -b11 Q2~aG -b10 DXK'| -b1110 cPuix -b11 ($5K7 -b11 %6Wv" -b10 +|-AU -b1110 Hw?%j +b11 ! +b11 " +b10 # +b1110 $ +b11 % +b11 & +b10 ' +b1110 ( +b11 ) +b11 * +b10 + +b1110 , $end #1000000 -b1010 avK(^ -b10 Q2~aG -b1111 cPuix -b1010 ($5K7 -b10 %6Wv" -b1111 Hw?%j +b1010 ! +b10 " +b1111 $ +b1010 % +b10 & +b1111 ( +b1010 ) +b10 * +b1111 , #2000000 diff --git a/crates/fayalite/tests/sim/expected/phantom_const.vcd b/crates/fayalite/tests/sim/expected/phantom_const.vcd index 8611124..ba3869b 100644 --- a/crates/fayalite/tests/sim/expected/phantom_const.vcd +++ b/crates/fayalite/tests/sim/expected/phantom_const.vcd @@ -1,31 +1,31 @@ $timescale 1 ps $end $scope module phantom_const $end $scope struct out $end -$var string 1 Ru)8A \[0] $end -$var string 1 y&ssi \[1] $end +$var string 1 ! \[0] $end +$var string 1 " \[1] $end $upscope $end $scope struct mem $end $scope struct contents $end $scope struct \[0] $end -$var string 1 =+olp mem $end +$var string 1 ' mem $end $upscope $end $upscope $end $scope struct r0 $end -$var string 0 U5SS1 addr $end -$var wire 1 rx@_T en $end -$var wire 1 o[(us clk $end -$var string 1 %Bg(6 data $end +$var string 0 # addr $end +$var wire 1 $ en $end +$var wire 1 % clk $end +$var string 1 & data $end $upscope $end $upscope $end $upscope $end $enddefinitions $end $dumpvars -s0 =+olp -sPhantomConst([\"a\",\"b\"]) Ru)8A -sPhantomConst([\"a\",\"b\"]) y&ssi -s0 U5SS1 -0rx@_T -0o[(us -sPhantomConst(\"mem_element\") %Bg(6 +s0 ' +sPhantomConst([\"a\",\"b\"]) ! +sPhantomConst([\"a\",\"b\"]) " +s0 # +0$ +0% +sPhantomConst(\"mem_element\") & $end #1000000 diff --git a/crates/fayalite/tests/sim/expected/queue_1_false_false.txt b/crates/fayalite/tests/sim/expected/queue_1_false_false.txt deleted file mode 100644 index 570c08d..0000000 --- a/crates/fayalite/tests/sim/expected/queue_1_false_false.txt +++ /dev/null @@ -1,2134 +0,0 @@ -Simulation { - state: State { - insns: Insns { - state_layout: StateLayout { - ty: TypeLayout { - small_slots: StatePartLayout { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 70, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 1>, - data: [ - // len = 0x1 - [0x0]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - dest_width: 1, - }, - 1: CastToUInt { - dest: StatePartIndex(68), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - dest_width: 0, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(66), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<0> }, - src: StatePartIndex(68), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(66), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<0> }, - dest_width: 1, - }, - 4: Const { - dest: StatePartIndex(63), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x1, - }, - 5: CastToUInt { - dest: StatePartIndex(64), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(63), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 1, - }, - 6: Const { - dest: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x0, - }, - 7: CmpEq { - dest: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - }, - 8: CmpEq { - dest: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - }, - 9: Const { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - value: 0x0, - }, - 10: Copy { - dest: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - }, - 11: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 12: Add { - dest: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 13: CastToUInt { - dest: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 0, - }, - 14: Add { - dest: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 15: CastToUInt { - dest: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 0, - }, - 16: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 17: Copy { - dest: StatePartIndex(42), // (0x19) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 18: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 19: Copy { - dest: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<0> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:114:5 - 20: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 21: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 22: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 23: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 24: Copy { - dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<0> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 25: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 26: CmpEq { - dest: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:104:5 - 27: Copy { - dest: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 28: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 29: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 30: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 31: And { - dest: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 32: Copy { - dest: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 33: NotU { - dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 34: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 35: BranchIfZero { - target: 38, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 36: BranchIfZero { - target: 38, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 37: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(64), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:88:26 - 38: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 39: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 40: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:84:31 - 41: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 42: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 43: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 44: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 45: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 46: CastToUInt { - dest: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 1, - }, - // at: ready_valid.rs:166:5 - 47: BranchIfZero { - target: 50, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 48: BranchIfNonZero { - target: 50, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 49: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:166:5 - 50: BranchIfNonZero { - target: 52, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 51: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:91:19 - 52: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<0> }, - }, - 53: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 54: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 55: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<0> }, - }, - 56: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 57: BranchIfSmallZero { - target: 60, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 58: MemoryReadUInt { - dest: StatePartIndex(14), // (0x19) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 1>, - // data: [ - // // len = 0x1 - // [0x0]: 0x19, - // ], - // }) (), - addr: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - stride: 8, - start: 0, - width: 8, - }, - 59: Branch { - target: 61, - }, - 60: Const { - dest: StatePartIndex(14), // (0x19) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 61: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 62: Copy { - dest: StatePartIndex(47), // (0x19) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x19) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 63: Shl { - dest: StatePartIndex(49), // (0x32) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x19) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 64: Or { - dest: StatePartIndex(50), // (0x33) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x32) SlotDebugData { name: "", ty: UInt<9> }, - }, - 65: CastToUInt { - dest: StatePartIndex(51), // (0x33) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x33) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 66: Copy { - dest: StatePartIndex(52), // (0x33) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x33) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 67: BranchIfZero { - target: 69, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 68: Copy { - dest: StatePartIndex(6), // (0x33) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x33) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 69: BranchIfNonZero { - target: 71, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:136:13 - 70: Copy { - dest: StatePartIndex(6), // (0x33) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 71: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 72: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 73: Copy { - dest: StatePartIndex(8), // (0x33) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x33) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 74: SliceInt { - dest: StatePartIndex(9), // (0x19) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x33) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 75: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x33) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 76: BranchIfSmallNeImmediate { - target: 78, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 77: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 78: BranchIfSmallNeImmediate { - target: 80, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 79: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 80: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 81: BranchIfZero { - target: 86, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 82: BranchIfZero { - target: 84, - value: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 83: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:158:9 - 84: BranchIfNonZero { - target: 86, - value: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 85: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 86: Copy { - dest: StatePartIndex(4), // (0x33) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x33) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 87: SliceInt { - dest: StatePartIndex(5), // (0x19) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x33) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 88: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x33) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 89: BranchIfSmallNeImmediate { - target: 91, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 90: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 91: BranchIfSmallNeImmediate { - target: 93, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 92: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 93: Copy { - dest: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 94: Copy { - dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 95: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 96: CmpNe { - dest: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 97: BranchIfZero { - target: 99, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 98: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 99: BranchIfZero { - target: 104, - value: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 100: BranchIfZero { - target: 102, - value: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 101: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:148:9 - 102: BranchIfNonZero { - target: 104, - value: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 103: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:118:30 - 104: BranchIfSmallNeImmediate { - target: 106, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 105: Copy { - dest: StatePartIndex(42), // (0x19) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x19) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 106: Copy { - dest: StatePartIndex(18), // (0x19) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x19) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 107: BranchIfSmallZero { - target: 112, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 108: BranchIfSmallNonZero { - target: 111, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 109: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - src: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - }, - 110: Branch { - target: 112, - }, - 111: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:86:25 - 112: BranchIfSmallZero { - target: 117, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 113: BranchIfSmallNonZero { - target: 116, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 114: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - src: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - }, - 115: Branch { - target: 117, - }, - 116: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:88:26 - 117: BranchIfSmallZero { - target: 122, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 118: BranchIfSmallNonZero { - target: 121, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 119: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 120: Branch { - target: 122, - }, - 121: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 122: BranchIfSmallZero { - target: 123, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 123: BranchIfSmallZero { - target: 131, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 124: CopySmall { - dest: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - }, - 125: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 126: Copy { - dest: StatePartIndex(20), // (0x19) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x19) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 127: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 128: BranchIfSmallZero { - target: 131, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 129: BranchIfZero { - target: 131, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 130: MemoryWriteUInt { - value: StatePartIndex(20), // (0x19) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 1>, - // data: [ - // // len = 0x1 - // [0x0]: 0x19, - // ], - // }) (), - addr: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - stride: 8, - start: 0, - width: 8, - }, - 131: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 132: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 133: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 134: Return, - ], - .. - }, - pc: 134, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 1>, - data: [ - // len = 0x1 - [0x0]: 0x19, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 0, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 51, - 0, - 51, - 25, - 51, - 0, - 51, - 25, - 1, - 0, - 1, - 0, - 25, - 0, - 0, - 0, - 25, - 1, - 25, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 25, - 0, - 0, - 1, - 1, - 25, - 1, - 50, - 51, - 51, - 51, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<1>, - flow: Sink, - }, - ty: UInt<1>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 1, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - }, - ], - array_type: Array, 1>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x19, - last_state: 0x19, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x19, - last_state: 0x19, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x19, - last_state: 0x19, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x19, - last_state: 0x19, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x19, - last_state: 0x19, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(66), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 1, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - }, - ], - array_type: Array, 1>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_1_false_false.vcd b/crates/fayalite/tests/sim/expected/queue_1_false_false.vcd deleted file mode 100644 index 30dbbec..0000000 --- a/crates/fayalite/tests/sim/expected/queue_1_false_false.vcd +++ /dev/null @@ -1,1916 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 1 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var string 0 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var string 0 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var string 0 Xk?#v inp_index_reg $end -$var string 0 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 68, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 1>, - data: [ - // len = 0x1 - [0x0]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - dest_width: 1, - }, - 1: CastToUInt { - dest: StatePartIndex(66), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - dest_width: 0, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(64), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<0> }, - src: StatePartIndex(66), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(64), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<0> }, - dest_width: 1, - }, - 4: Const { - dest: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x1, - }, - 5: CastToUInt { - dest: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 1, - }, - 6: Const { - dest: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x0, - }, - 7: CmpEq { - dest: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - }, - 8: CmpEq { - dest: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - }, - 9: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 10: Add { - dest: StatePartIndex(56), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 11: CastToUInt { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(56), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 0, - }, - 12: Add { - dest: StatePartIndex(59), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 13: CastToUInt { - dest: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(59), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 0, - }, - 14: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 15: Copy { - dest: StatePartIndex(42), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 16: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 17: Copy { - dest: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<0> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:114:5 - 18: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 19: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 20: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 21: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 22: Copy { - dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<0> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 23: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 24: CmpEq { - dest: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:104:5 - 25: Copy { - dest: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 26: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 27: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 28: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 29: And { - dest: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 30: Copy { - dest: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 31: NotU { - dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 32: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 33: BranchIfZero { - target: 36, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 34: BranchIfZero { - target: 36, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 35: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:88:26 - 36: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 37: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 38: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:84:31 - 39: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 40: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 41: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 42: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 43: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 44: CastToUInt { - dest: StatePartIndex(63), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 1, - }, - // at: ready_valid.rs:166:5 - 45: BranchIfZero { - target: 48, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 46: BranchIfNonZero { - target: 48, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 47: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(63), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:166:5 - 48: BranchIfNonZero { - target: 50, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 49: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:91:19 - 50: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<0> }, - }, - 51: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 52: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 53: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<0> }, - }, - 54: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 55: BranchIfSmallZero { - target: 58, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 56: MemoryReadUInt { - dest: StatePartIndex(14), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 1>, - // data: [ - // // len = 0x1 - // [0x0]: 0x1f, - // ], - // }) (), - addr: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - stride: 8, - start: 0, - width: 8, - }, - 57: Branch { - target: 59, - }, - 58: Const { - dest: StatePartIndex(14), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 59: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 60: Copy { - dest: StatePartIndex(47), // (0x1f) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 61: Shl { - dest: StatePartIndex(49), // (0x3e) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x1f) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 62: Or { - dest: StatePartIndex(50), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x3e) SlotDebugData { name: "", ty: UInt<9> }, - }, - 63: CastToUInt { - dest: StatePartIndex(51), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 64: Copy { - dest: StatePartIndex(52), // (0x3f) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 65: BranchIfZero { - target: 67, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 66: Copy { - dest: StatePartIndex(6), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x3f) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 67: BranchIfNonZero { - target: 69, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:134:13 - 68: Copy { - dest: StatePartIndex(6), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(2), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 69: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 70: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 71: Copy { - dest: StatePartIndex(8), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 72: SliceInt { - dest: StatePartIndex(9), // (0x1f) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 73: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 74: BranchIfSmallNeImmediate { - target: 76, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 75: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 76: BranchIfSmallNeImmediate { - target: 78, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 77: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 78: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 79: BranchIfZero { - target: 84, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 80: BranchIfZero { - target: 82, - value: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 81: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:158:9 - 82: BranchIfNonZero { - target: 84, - value: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 83: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 84: Copy { - dest: StatePartIndex(4), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 85: SliceInt { - dest: StatePartIndex(5), // (0x1f) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 86: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 87: BranchIfSmallNeImmediate { - target: 89, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 88: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 89: BranchIfSmallNeImmediate { - target: 91, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 90: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 91: Copy { - dest: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 92: Copy { - dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 93: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 94: CmpNe { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 95: BranchIfZero { - target: 97, - value: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 96: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 97: BranchIfZero { - target: 102, - value: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 98: BranchIfZero { - target: 100, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 99: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:148:9 - 100: BranchIfNonZero { - target: 102, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 101: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:118:30 - 102: BranchIfSmallNeImmediate { - target: 104, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 103: Copy { - dest: StatePartIndex(42), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x1f) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 104: Copy { - dest: StatePartIndex(18), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 105: BranchIfSmallZero { - target: 110, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 106: BranchIfSmallNonZero { - target: 109, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 107: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - src: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - }, - 108: Branch { - target: 110, - }, - 109: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:86:25 - 110: BranchIfSmallZero { - target: 115, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 111: BranchIfSmallNonZero { - target: 114, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 112: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - src: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - }, - 113: Branch { - target: 115, - }, - 114: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:88:26 - 115: BranchIfSmallZero { - target: 120, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 116: BranchIfSmallNonZero { - target: 119, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 117: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 118: Branch { - target: 120, - }, - 119: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 120: BranchIfSmallZero { - target: 121, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 121: BranchIfSmallZero { - target: 129, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 122: CopySmall { - dest: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - }, - 123: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 124: Copy { - dest: StatePartIndex(20), // (0x1f) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 125: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 126: BranchIfSmallZero { - target: 129, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 127: BranchIfZero { - target: 129, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 128: MemoryWriteUInt { - value: StatePartIndex(20), // (0x1f) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 1>, - // data: [ - // // len = 0x1 - // [0x0]: 0x1f, - // ], - // }) (), - addr: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - stride: 8, - start: 0, - width: 8, - }, - 129: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 130: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 131: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 132: Return, - ], - .. - }, - pc: 132, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 1>, - data: [ - // len = 0x1 - [0x0]: 0x1f, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 0, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 63, - 0, - 63, - 31, - 63, - 0, - 63, - 31, - 1, - 0, - 1, - 0, - 31, - 0, - 0, - 0, - 31, - 1, - 31, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 31, - 0, - 0, - 1, - 1, - 31, - 1, - 62, - 63, - 63, - 63, - 0, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<1>, - flow: Sink, - }, - ty: UInt<1>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 1, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - }, - ], - array_type: Array, 1>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x1f, - last_state: 0x1f, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x1f, - last_state: 0x1f, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x1f, - last_state: 0x1f, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x1f, - last_state: 0x1f, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x1f, - last_state: 0x1f, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(64), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 1, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - }, - ], - array_type: Array, 1>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_1_false_true.vcd b/crates/fayalite/tests/sim/expected/queue_1_false_true.vcd deleted file mode 100644 index cc36d02..0000000 --- a/crates/fayalite/tests/sim/expected/queue_1_false_true.vcd +++ /dev/null @@ -1,1836 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 1 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var string 0 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var string 0 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var string 0 Xk?#v inp_index_reg $end -$var string 0 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 70, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 1>, - data: [ - // len = 0x1 - [0x0]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - dest_width: 1, - }, - 1: CastToUInt { - dest: StatePartIndex(68), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - dest_width: 0, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(66), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<0> }, - src: StatePartIndex(68), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(66), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<0> }, - dest_width: 1, - }, - 4: Const { - dest: StatePartIndex(63), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x1, - }, - 5: CastToUInt { - dest: StatePartIndex(64), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(63), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 1, - }, - 6: Const { - dest: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x0, - }, - 7: CmpEq { - dest: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - }, - 8: CmpEq { - dest: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - }, - 9: Const { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - value: 0x0, - }, - 10: Copy { - dest: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - }, - 11: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 12: Add { - dest: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 13: CastToUInt { - dest: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 0, - }, - 14: Add { - dest: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 15: CastToUInt { - dest: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 0, - }, - 16: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 17: Copy { - dest: StatePartIndex(42), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 18: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 19: Copy { - dest: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<0> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:114:5 - 20: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 21: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 22: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 23: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 24: Copy { - dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<0> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 25: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 26: CmpEq { - dest: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:104:5 - 27: Copy { - dest: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 28: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 29: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 30: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 31: And { - dest: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 32: Copy { - dest: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 33: NotU { - dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 34: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:124:9 - 35: BranchIfZero { - target: 37, - value: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:125:13 - 36: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 37: BranchIfZero { - target: 40, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 38: BranchIfZero { - target: 40, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 39: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(64), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:88:26 - 40: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 41: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 42: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:84:31 - 43: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 44: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 45: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 46: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 47: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 48: CastToUInt { - dest: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 1, - }, - // at: ready_valid.rs:166:5 - 49: BranchIfZero { - target: 52, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 50: BranchIfNonZero { - target: 52, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 51: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:166:5 - 52: BranchIfNonZero { - target: 54, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 53: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:91:19 - 54: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<0> }, - }, - 55: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 56: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 57: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<0> }, - }, - 58: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 59: BranchIfSmallZero { - target: 62, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 60: MemoryReadUInt { - dest: StatePartIndex(14), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 1>, - // data: [ - // // len = 0x1 - // [0x0]: 0x1f, - // ], - // }) (), - addr: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - stride: 8, - start: 0, - width: 8, - }, - 61: Branch { - target: 63, - }, - 62: Const { - dest: StatePartIndex(14), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 63: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 64: Copy { - dest: StatePartIndex(47), // (0x1f) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 65: Shl { - dest: StatePartIndex(49), // (0x3e) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x1f) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 66: Or { - dest: StatePartIndex(50), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x3e) SlotDebugData { name: "", ty: UInt<9> }, - }, - 67: CastToUInt { - dest: StatePartIndex(51), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 68: Copy { - dest: StatePartIndex(52), // (0x3f) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 69: BranchIfZero { - target: 71, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 70: Copy { - dest: StatePartIndex(6), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x3f) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 71: BranchIfNonZero { - target: 73, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:136:13 - 72: Copy { - dest: StatePartIndex(6), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 73: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 74: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 75: Copy { - dest: StatePartIndex(8), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 76: SliceInt { - dest: StatePartIndex(9), // (0x1f) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 77: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 78: BranchIfSmallNeImmediate { - target: 80, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 79: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 80: BranchIfSmallNeImmediate { - target: 82, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 81: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 82: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 83: BranchIfZero { - target: 88, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 84: BranchIfZero { - target: 86, - value: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 85: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:158:9 - 86: BranchIfNonZero { - target: 88, - value: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 87: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 88: Copy { - dest: StatePartIndex(4), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 89: SliceInt { - dest: StatePartIndex(5), // (0x1f) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x3f) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 90: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x3f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 91: BranchIfSmallNeImmediate { - target: 93, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 92: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 93: BranchIfSmallNeImmediate { - target: 95, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 94: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 95: Copy { - dest: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 96: Copy { - dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 97: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 98: CmpNe { - dest: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 99: BranchIfZero { - target: 101, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 100: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 101: BranchIfZero { - target: 106, - value: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 102: BranchIfZero { - target: 104, - value: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 103: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:148:9 - 104: BranchIfNonZero { - target: 106, - value: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 105: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:118:30 - 106: BranchIfSmallNeImmediate { - target: 108, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 107: Copy { - dest: StatePartIndex(42), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x1f) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 108: Copy { - dest: StatePartIndex(18), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 109: BranchIfSmallZero { - target: 114, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 110: BranchIfSmallNonZero { - target: 113, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 111: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - src: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - }, - 112: Branch { - target: 114, - }, - 113: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:86:25 - 114: BranchIfSmallZero { - target: 119, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 115: BranchIfSmallNonZero { - target: 118, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 116: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - src: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - }, - 117: Branch { - target: 119, - }, - 118: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:88:26 - 119: BranchIfSmallZero { - target: 124, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 120: BranchIfSmallNonZero { - target: 123, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 121: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 122: Branch { - target: 124, - }, - 123: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 124: BranchIfSmallZero { - target: 125, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 125: BranchIfSmallZero { - target: 133, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 126: CopySmall { - dest: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - }, - 127: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 128: Copy { - dest: StatePartIndex(20), // (0x1f) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x1f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 129: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 130: BranchIfSmallZero { - target: 133, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 131: BranchIfZero { - target: 133, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 132: MemoryWriteUInt { - value: StatePartIndex(20), // (0x1f) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 1>, - // data: [ - // // len = 0x1 - // [0x0]: 0x1f, - // ], - // }) (), - addr: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - stride: 8, - start: 0, - width: 8, - }, - 133: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 134: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 135: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 136: Return, - ], - .. - }, - pc: 136, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 1>, - data: [ - // len = 0x1 - [0x0]: 0x1f, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 0, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 63, - 0, - 63, - 31, - 63, - 0, - 63, - 31, - 1, - 0, - 1, - 0, - 31, - 0, - 0, - 0, - 31, - 1, - 31, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 31, - 0, - 0, - 1, - 1, - 31, - 1, - 62, - 63, - 63, - 63, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<1>, - flow: Sink, - }, - ty: UInt<1>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 1, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - }, - ], - array_type: Array, 1>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x1f, - last_state: 0x1f, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x1f, - last_state: 0x1f, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x1f, - last_state: 0x1f, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x1f, - last_state: 0x1f, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x1f, - last_state: 0x1f, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(66), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 1, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - }, - ], - array_type: Array, 1>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_1_true_false.vcd b/crates/fayalite/tests/sim/expected/queue_1_true_false.vcd deleted file mode 100644 index 0ddf51e..0000000 --- a/crates/fayalite/tests/sim/expected/queue_1_true_false.vcd +++ /dev/null @@ -1,1821 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 1 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var string 0 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var string 0 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var string 0 Xk?#v inp_index_reg $end -$var string 0 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 68, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<0>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 1>, - data: [ - // len = 0x1 - [0x0]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - dest_width: 1, - }, - 1: CastToUInt { - dest: StatePartIndex(66), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - dest_width: 0, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(64), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<0> }, - src: StatePartIndex(66), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(64), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<0> }, - dest_width: 1, - }, - 4: Const { - dest: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x1, - }, - 5: CastToUInt { - dest: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 1, - }, - 6: Const { - dest: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x0, - }, - 7: CmpEq { - dest: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - }, - 8: CmpEq { - dest: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: UInt<64> }, - }, - 9: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 10: Add { - dest: StatePartIndex(56), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 11: CastToUInt { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(56), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 0, - }, - 12: Add { - dest: StatePartIndex(59), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 13: CastToUInt { - dest: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(59), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 0, - }, - 14: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 15: Copy { - dest: StatePartIndex(42), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 16: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 17: Copy { - dest: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<0> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:114:5 - 18: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 19: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 20: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 21: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 22: Copy { - dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<0> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 23: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 24: CmpEq { - dest: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:104:5 - 25: Copy { - dest: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 26: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 27: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 28: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 29: And { - dest: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 30: Copy { - dest: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 31: NotU { - dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 32: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:124:9 - 33: BranchIfZero { - target: 35, - value: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:125:13 - 34: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 35: BranchIfZero { - target: 38, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 36: BranchIfZero { - target: 38, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 37: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:88:26 - 38: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 39: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 40: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:84:31 - 41: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 42: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 43: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 44: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 45: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 46: CastToUInt { - dest: StatePartIndex(63), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 1, - }, - // at: ready_valid.rs:166:5 - 47: BranchIfZero { - target: 50, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 48: BranchIfNonZero { - target: 50, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 49: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(63), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:166:5 - 50: BranchIfNonZero { - target: 52, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 51: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<1> }, - src: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:91:19 - 52: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<0> }, - }, - 53: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 54: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 55: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<0> }, - }, - 56: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 57: BranchIfSmallZero { - target: 60, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 58: MemoryReadUInt { - dest: StatePartIndex(14), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 1>, - // data: [ - // // len = 0x1 - // [0x0]: 0x23, - // ], - // }) (), - addr: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - stride: 8, - start: 0, - width: 8, - }, - 59: Branch { - target: 61, - }, - 60: Const { - dest: StatePartIndex(14), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 61: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 62: Copy { - dest: StatePartIndex(47), // (0x23) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 63: Shl { - dest: StatePartIndex(49), // (0x46) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x23) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 64: Or { - dest: StatePartIndex(50), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x46) SlotDebugData { name: "", ty: UInt<9> }, - }, - 65: CastToUInt { - dest: StatePartIndex(51), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 66: Copy { - dest: StatePartIndex(52), // (0x47) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 67: BranchIfZero { - target: 69, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 68: Copy { - dest: StatePartIndex(6), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x47) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 69: BranchIfNonZero { - target: 71, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:134:13 - 70: Copy { - dest: StatePartIndex(6), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(2), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 71: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 72: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 73: Copy { - dest: StatePartIndex(8), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 74: SliceInt { - dest: StatePartIndex(9), // (0x23) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 75: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 76: BranchIfSmallNeImmediate { - target: 78, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 77: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 78: BranchIfSmallNeImmediate { - target: 80, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 79: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 80: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 81: BranchIfZero { - target: 86, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 82: BranchIfZero { - target: 84, - value: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 83: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:158:9 - 84: BranchIfNonZero { - target: 86, - value: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 85: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:64:1 - 86: Copy { - dest: StatePartIndex(4), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 87: SliceInt { - dest: StatePartIndex(5), // (0x23) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 88: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 89: BranchIfSmallNeImmediate { - target: 91, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 90: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 91: BranchIfSmallNeImmediate { - target: 93, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 92: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 93: Copy { - dest: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 94: Copy { - dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 95: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 96: CmpNe { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 97: BranchIfZero { - target: 99, - value: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 98: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 99: BranchIfZero { - target: 104, - value: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 100: BranchIfZero { - target: 102, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 101: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:148:9 - 102: BranchIfNonZero { - target: 104, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 103: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:118:30 - 104: BranchIfSmallNeImmediate { - target: 106, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 105: Copy { - dest: StatePartIndex(42), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x23) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 106: Copy { - dest: StatePartIndex(18), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 107: BranchIfSmallZero { - target: 112, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 108: BranchIfSmallNonZero { - target: 111, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 109: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - src: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<0> }, - }, - 110: Branch { - target: 112, - }, - 111: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:86:25 - 112: BranchIfSmallZero { - target: 117, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 113: BranchIfSmallNonZero { - target: 116, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 114: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - src: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<0> }, - }, - 115: Branch { - target: 117, - }, - 116: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<0> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - }, - // at: ready_valid.rs:88:26 - 117: BranchIfSmallZero { - target: 122, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 118: BranchIfSmallNonZero { - target: 121, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 119: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 120: Branch { - target: 122, - }, - 121: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 122: BranchIfSmallZero { - target: 123, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 123: BranchIfSmallZero { - target: 131, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 124: CopySmall { - dest: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - src: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - }, - 125: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 126: Copy { - dest: StatePartIndex(20), // (0x23) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 127: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 128: BranchIfSmallZero { - target: 131, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 129: BranchIfZero { - target: 131, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 130: MemoryWriteUInt { - value: StatePartIndex(20), // (0x23) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 1>, - // data: [ - // // len = 0x1 - // [0x0]: 0x23, - // ], - // }) (), - addr: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<0> }, - stride: 8, - start: 0, - width: 8, - }, - 131: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 132: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 133: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 134: Return, - ], - .. - }, - pc: 134, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 1>, - data: [ - // len = 0x1 - [0x0]: 0x23, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 0, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 71, - 0, - 71, - 35, - 71, - 0, - 71, - 35, - 1, - 0, - 1, - 0, - 35, - 0, - 0, - 0, - 35, - 1, - 35, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 35, - 0, - 0, - 1, - 1, - 35, - 1, - 70, - 71, - 71, - 71, - 0, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<1>, - flow: Sink, - }, - ty: UInt<1>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 1, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - }, - ], - array_type: Array, 1>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<0>, - flow: Duplex, - }, - ty: UInt<0>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x23, - last_state: 0x23, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x23, - last_state: 0x23, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x23, - last_state: 0x23, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x23, - last_state: 0x23, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x23, - last_state: 0x23, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(64), - ty: UInt<0>, - }, - state: 0x0, - last_state: 0x0, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 1, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - #[hdl(flip)] /* offset = 2 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<0>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<0>, - /* offset = 0 */ - en: Bool, - /* offset = 1 */ - clk: Clock, - /* offset = 2 */ - data: UInt<8>, - /* offset = 10 */ - mask: Bool, - }, - }, - ], - array_type: Array, 1>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_1_true_true.vcd b/crates/fayalite/tests/sim/expected/queue_1_true_true.vcd deleted file mode 100644 index 9fc4356..0000000 --- a/crates/fayalite/tests/sim/expected/queue_1_true_true.vcd +++ /dev/null @@ -1,1804 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 1 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var string 0 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var string 0 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var string 0 Xk?#v inp_index_reg $end -$var string 0 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 72, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 2>, - data: [ - // len = 0x2 - [0x0]: 0x00, - [0x1]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(69), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - dest_width: 2, - }, - 1: CastToUInt { - dest: StatePartIndex(70), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(69), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(68), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<1> }, - src: StatePartIndex(70), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(71), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(68), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<1> }, - dest_width: 2, - }, - 4: Const { - dest: StatePartIndex(65), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x2, - }, - 5: CastToUInt { - dest: StatePartIndex(66), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(65), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 2, - }, - 6: Const { - dest: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 7: CastToUInt { - dest: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 1, - }, - 8: CastToUInt { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 9: Const { - dest: StatePartIndex(56), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x1, - }, - 10: CmpEq { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(56), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - }, - 11: CmpEq { - dest: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(56), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: Const { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - value: 0x0, - }, - 13: Copy { - dest: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - }, - 14: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 15: Add { - dest: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 16: CastToUInt { - dest: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - 17: Add { - dest: StatePartIndex(63), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 18: CastToUInt { - dest: StatePartIndex(64), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(63), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - 19: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 20: Copy { - dest: StatePartIndex(42), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 21: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 22: Copy { - dest: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<1> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:114:5 - 23: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 24: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 25: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 26: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 27: Copy { - dest: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<1> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 28: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 29: CmpEq { - dest: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:104:5 - 30: Copy { - dest: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 31: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 32: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 33: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 34: And { - dest: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 35: Copy { - dest: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 36: NotU { - dest: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 37: Copy { - dest: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 38: BranchIfZero { - target: 43, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 39: BranchIfZero { - target: 41, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 40: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(66), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:168:9 - 41: BranchIfNonZero { - target: 43, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 42: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:166:5 - 43: BranchIfNonZero { - target: 45, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 44: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(71), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 45: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 46: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 47: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:84:31 - 48: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 49: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 50: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 51: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 52: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 53: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<1> }, - }, - 54: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 55: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 56: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<1> }, - }, - 57: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 58: BranchIfSmallZero { - target: 61, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 59: MemoryReadUInt { - dest: StatePartIndex(14), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 2>, - // data: [ - // // len = 0x2 - // [0x0]: 0x22, - // [0x1]: 0x23, - // ], - // }) (), - addr: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - stride: 8, - start: 0, - width: 8, - }, - 60: Branch { - target: 62, - }, - 61: Const { - dest: StatePartIndex(14), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 62: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 63: Copy { - dest: StatePartIndex(47), // (0x23) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 64: Shl { - dest: StatePartIndex(49), // (0x46) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x23) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 65: Or { - dest: StatePartIndex(50), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x46) SlotDebugData { name: "", ty: UInt<9> }, - }, - 66: CastToUInt { - dest: StatePartIndex(51), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 67: Copy { - dest: StatePartIndex(52), // (0x47) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 68: BranchIfZero { - target: 70, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 69: Copy { - dest: StatePartIndex(6), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x47) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 70: BranchIfNonZero { - target: 72, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:136:13 - 71: Copy { - dest: StatePartIndex(6), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 72: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 73: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 74: Copy { - dest: StatePartIndex(8), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 75: SliceInt { - dest: StatePartIndex(9), // (0x23) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 76: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 77: BranchIfSmallNeImmediate { - target: 79, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 78: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 79: BranchIfSmallNeImmediate { - target: 81, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 80: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 81: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 82: BranchIfZero { - target: 87, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 83: BranchIfZero { - target: 85, - value: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 84: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:158:9 - 85: BranchIfNonZero { - target: 87, - value: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 86: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(64), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 87: Copy { - dest: StatePartIndex(4), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 88: SliceInt { - dest: StatePartIndex(5), // (0x23) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x47) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 89: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x47) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 90: BranchIfSmallNeImmediate { - target: 92, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 91: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 92: BranchIfSmallNeImmediate { - target: 94, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 93: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 94: Copy { - dest: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 95: Copy { - dest: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 96: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 97: CmpNe { - dest: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 98: BranchIfZero { - target: 100, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 99: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 100: BranchIfZero { - target: 105, - value: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 101: BranchIfZero { - target: 103, - value: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 102: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:148:9 - 103: BranchIfNonZero { - target: 105, - value: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 104: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:118:30 - 105: BranchIfSmallNeImmediate { - target: 107, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 106: Copy { - dest: StatePartIndex(42), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x23) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 107: Copy { - dest: StatePartIndex(18), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 108: BranchIfSmallZero { - target: 113, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 109: BranchIfSmallNonZero { - target: 112, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 110: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - src: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - }, - 111: Branch { - target: 113, - }, - 112: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:86:25 - 113: BranchIfSmallZero { - target: 118, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 114: BranchIfSmallNonZero { - target: 117, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 115: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - src: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - }, - 116: Branch { - target: 118, - }, - 117: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:88:26 - 118: BranchIfSmallZero { - target: 123, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 119: BranchIfSmallNonZero { - target: 122, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 120: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 121: Branch { - target: 123, - }, - 122: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 123: BranchIfSmallZero { - target: 124, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 124: BranchIfSmallZero { - target: 132, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 125: CopySmall { - dest: StatePartIndex(12), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - }, - 126: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 127: Copy { - dest: StatePartIndex(20), // (0x23) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x23) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 128: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 129: BranchIfSmallZero { - target: 132, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 130: BranchIfZero { - target: 132, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 131: MemoryWriteUInt { - value: StatePartIndex(20), // (0x23) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 2>, - // data: [ - // // len = 0x2 - // [0x0]: 0x22, - // [0x1]: 0x23, - // ], - // }) (), - addr: StatePartIndex(12), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - stride: 8, - start: 0, - width: 8, - }, - 132: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 133: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 134: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 135: Return, - ], - .. - }, - pc: 135, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 2>, - data: [ - // len = 0x2 - [0x0]: 0x22, - [0x1]: 0x23, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 1, - 1, - 0, - 0, - 1, - 0, - 1, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 71, - 1, - 71, - 35, - 71, - 0, - 71, - 35, - 1, - 1, - 1, - 0, - 35, - 0, - 1, - 0, - 35, - 1, - 35, - 1, - 0, - 1, - 0, - 1, - 1, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 1, - 35, - 0, - 1, - 1, - 1, - 35, - 1, - 70, - 71, - 71, - 71, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 2, - 0, - 2, - 2, - 0, - 1, - 3, - 1, - 1, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<2>, - flow: Sink, - }, - ty: UInt<2>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 2, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - }, - ], - array_type: Array, 2>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x23, - last_state: 0x23, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x23, - last_state: 0x23, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x23, - last_state: 0x23, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<1>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x23, - last_state: 0x23, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<1>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x23, - last_state: 0x23, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(68), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 2, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - }, - ], - array_type: Array, 2>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_2_false_false.vcd b/crates/fayalite/tests/sim/expected/queue_2_false_false.vcd deleted file mode 100644 index 92a7278..0000000 --- a/crates/fayalite/tests/sim/expected/queue_2_false_false.vcd +++ /dev/null @@ -1,2117 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 2 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 1 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 1 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 1 Xk?#v inp_index_reg $end -$var reg 1 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 70, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 2>, - data: [ - // len = 0x2 - [0x0]: 0x00, - [0x1]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(67), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - dest_width: 2, - }, - 1: CastToUInt { - dest: StatePartIndex(68), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(67), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(66), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<1> }, - src: StatePartIndex(68), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(69), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(66), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<1> }, - dest_width: 2, - }, - 4: Const { - dest: StatePartIndex(63), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x2, - }, - 5: CastToUInt { - dest: StatePartIndex(64), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(63), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 2, - }, - 6: Const { - dest: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 7: CastToUInt { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 1, - }, - 8: CastToUInt { - dest: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 9: Const { - dest: StatePartIndex(54), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x1, - }, - 10: CmpEq { - dest: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(54), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - }, - 11: CmpEq { - dest: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(54), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 13: Add { - dest: StatePartIndex(58), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 14: CastToUInt { - dest: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(58), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - 15: Add { - dest: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 16: CastToUInt { - dest: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - 17: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 18: Copy { - dest: StatePartIndex(42), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 19: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 20: Copy { - dest: StatePartIndex(15), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<1> }, - src: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:114:5 - 21: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 22: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 23: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 24: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 25: Copy { - dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<1> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 26: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 27: CmpEq { - dest: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:104:5 - 28: Copy { - dest: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 29: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 30: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 31: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 32: And { - dest: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 33: Copy { - dest: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 34: NotU { - dest: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 35: Copy { - dest: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 36: BranchIfZero { - target: 41, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 37: BranchIfZero { - target: 39, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 38: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(64), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:168:9 - 39: BranchIfNonZero { - target: 41, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 40: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:166:5 - 41: BranchIfNonZero { - target: 43, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 42: Copy { - dest: StatePartIndex(10), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(69), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 43: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 44: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 45: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:84:31 - 46: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 47: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 48: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 49: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 50: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 51: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(15), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<1> }, - }, - 52: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 53: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 54: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<1> }, - }, - 55: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 56: BranchIfSmallZero { - target: 59, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 57: MemoryReadUInt { - dest: StatePartIndex(14), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 2>, - // data: [ - // // len = 0x2 - // [0x0]: 0x26, - // [0x1]: 0x25, - // ], - // }) (), - addr: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - stride: 8, - start: 0, - width: 8, - }, - 58: Branch { - target: 60, - }, - 59: Const { - dest: StatePartIndex(14), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 60: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 61: Copy { - dest: StatePartIndex(47), // (0x26) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 62: Shl { - dest: StatePartIndex(49), // (0x4c) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x26) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 63: Or { - dest: StatePartIndex(50), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x4c) SlotDebugData { name: "", ty: UInt<9> }, - }, - 64: CastToUInt { - dest: StatePartIndex(51), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 65: Copy { - dest: StatePartIndex(52), // (0x4d) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 66: BranchIfZero { - target: 68, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 67: Copy { - dest: StatePartIndex(6), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x4d) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 68: BranchIfNonZero { - target: 70, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:134:13 - 69: Copy { - dest: StatePartIndex(6), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(2), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 70: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 71: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 72: Copy { - dest: StatePartIndex(8), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 73: SliceInt { - dest: StatePartIndex(9), // (0x26) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 74: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 75: BranchIfSmallNeImmediate { - target: 77, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 76: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 77: BranchIfSmallNeImmediate { - target: 79, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 78: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 79: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 80: BranchIfZero { - target: 85, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 81: BranchIfZero { - target: 83, - value: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 82: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:158:9 - 83: BranchIfNonZero { - target: 85, - value: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 84: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 85: Copy { - dest: StatePartIndex(4), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 86: SliceInt { - dest: StatePartIndex(5), // (0x26) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 87: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 88: BranchIfSmallNeImmediate { - target: 90, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 89: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 90: BranchIfSmallNeImmediate { - target: 92, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 91: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 92: Copy { - dest: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 93: Copy { - dest: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 94: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 95: CmpNe { - dest: StatePartIndex(53), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 96: BranchIfZero { - target: 98, - value: StatePartIndex(53), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 97: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 98: BranchIfZero { - target: 103, - value: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 99: BranchIfZero { - target: 101, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 100: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:148:9 - 101: BranchIfNonZero { - target: 103, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 102: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:118:30 - 103: BranchIfSmallNeImmediate { - target: 105, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 104: Copy { - dest: StatePartIndex(42), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x26) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 105: Copy { - dest: StatePartIndex(18), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 106: BranchIfSmallZero { - target: 111, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 107: BranchIfSmallNonZero { - target: 110, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 108: Copy { - dest: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - src: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - }, - 109: Branch { - target: 111, - }, - 110: Copy { - dest: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:86:25 - 111: BranchIfSmallZero { - target: 116, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 112: BranchIfSmallNonZero { - target: 115, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 113: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - src: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - }, - 114: Branch { - target: 116, - }, - 115: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:88:26 - 116: BranchIfSmallZero { - target: 121, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 117: BranchIfSmallNonZero { - target: 120, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 118: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 119: Branch { - target: 121, - }, - 120: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 121: BranchIfSmallZero { - target: 122, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 122: BranchIfSmallZero { - target: 130, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 123: CopySmall { - dest: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(11), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 124: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 125: Copy { - dest: StatePartIndex(20), // (0x26) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 126: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 127: BranchIfSmallZero { - target: 130, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 128: BranchIfZero { - target: 130, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 129: MemoryWriteUInt { - value: StatePartIndex(20), // (0x26) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 2>, - // data: [ - // // len = 0x2 - // [0x0]: 0x26, - // [0x1]: 0x25, - // ], - // }) (), - addr: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - stride: 8, - start: 0, - width: 8, - }, - 130: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 131: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 132: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 133: Return, - ], - .. - }, - pc: 133, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 2>, - data: [ - // len = 0x2 - [0x0]: 0x26, - [0x1]: 0x25, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 0, - 1, - 0, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 77, - 1, - 77, - 38, - 77, - 0, - 77, - 38, - 1, - 0, - 1, - 0, - 38, - 1, - 1, - 0, - 38, - 1, - 38, - 1, - 1, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 1, - 38, - 0, - 1, - 1, - 1, - 38, - 1, - 76, - 77, - 77, - 77, - 1, - 1, - 1, - 0, - 0, - 2, - 0, - 0, - 1, - 1, - 2, - 2, - 0, - 1, - 1, - 1, - 1, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<2>, - flow: Sink, - }, - ty: UInt<2>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 2, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - }, - ], - array_type: Array, 2>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x26, - last_state: 0x26, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x26, - last_state: 0x26, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<1>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x26, - last_state: 0x26, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x26, - last_state: 0x26, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<1>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x26, - last_state: 0x26, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(66), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 2, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - }, - ], - array_type: Array, 2>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_2_false_true.vcd b/crates/fayalite/tests/sim/expected/queue_2_false_true.vcd deleted file mode 100644 index 55da6e1..0000000 --- a/crates/fayalite/tests/sim/expected/queue_2_false_true.vcd +++ /dev/null @@ -1,2075 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 2 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 1 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 1 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 1 Xk?#v inp_index_reg $end -$var reg 1 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 72, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 2>, - data: [ - // len = 0x2 - [0x0]: 0x00, - [0x1]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - dest_width: 2, - }, - 1: CastToUInt { - dest: StatePartIndex(70), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(68), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<1> }, - src: StatePartIndex(70), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(71), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(68), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<1> }, - dest_width: 2, - }, - 4: Const { - dest: StatePartIndex(65), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x2, - }, - 5: CastToUInt { - dest: StatePartIndex(66), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(65), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 2, - }, - 6: Const { - dest: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 7: CastToUInt { - dest: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 1, - }, - 8: CastToUInt { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 9: Const { - dest: StatePartIndex(56), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x1, - }, - 10: CmpEq { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(56), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - }, - 11: CmpEq { - dest: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(56), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: Const { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - value: 0x0, - }, - 13: Copy { - dest: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - }, - 14: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 15: Add { - dest: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 16: CastToUInt { - dest: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - 17: Add { - dest: StatePartIndex(63), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 18: CastToUInt { - dest: StatePartIndex(64), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(63), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - 19: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 20: Copy { - dest: StatePartIndex(42), // (0x27) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 21: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 22: Copy { - dest: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<1> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:114:5 - 23: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 24: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 25: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 26: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 27: Copy { - dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<1> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 28: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 29: CmpEq { - dest: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:104:5 - 30: Copy { - dest: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 31: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 32: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 33: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 34: And { - dest: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 35: Copy { - dest: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 36: NotU { - dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 37: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:124:9 - 38: BranchIfZero { - target: 40, - value: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:125:13 - 39: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 40: BranchIfZero { - target: 45, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 41: BranchIfZero { - target: 43, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 42: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(66), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:168:9 - 43: BranchIfNonZero { - target: 45, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 44: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:166:5 - 45: BranchIfNonZero { - target: 47, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 46: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(71), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 47: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 48: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 49: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:84:31 - 50: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 51: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 52: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 53: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 54: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 55: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<1> }, - }, - 56: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 57: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 58: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<1> }, - }, - 59: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 60: BranchIfSmallZero { - target: 63, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 61: MemoryReadUInt { - dest: StatePartIndex(14), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 2>, - // data: [ - // // len = 0x2 - // [0x0]: 0x26, - // [0x1]: 0x27, - // ], - // }) (), - addr: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - stride: 8, - start: 0, - width: 8, - }, - 62: Branch { - target: 64, - }, - 63: Const { - dest: StatePartIndex(14), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 64: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 65: Copy { - dest: StatePartIndex(47), // (0x26) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x26) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 66: Shl { - dest: StatePartIndex(49), // (0x4c) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x26) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 67: Or { - dest: StatePartIndex(50), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x4c) SlotDebugData { name: "", ty: UInt<9> }, - }, - 68: CastToUInt { - dest: StatePartIndex(51), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 69: Copy { - dest: StatePartIndex(52), // (0x4d) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 70: BranchIfZero { - target: 72, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 71: Copy { - dest: StatePartIndex(6), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x4d) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 72: BranchIfNonZero { - target: 74, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:136:13 - 73: Copy { - dest: StatePartIndex(6), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 74: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 75: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 76: Copy { - dest: StatePartIndex(8), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 77: SliceInt { - dest: StatePartIndex(9), // (0x26) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x4d) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 78: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x4d) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 79: BranchIfSmallNeImmediate { - target: 81, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 80: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 81: BranchIfSmallNeImmediate { - target: 83, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 82: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 83: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 84: BranchIfZero { - target: 89, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 85: BranchIfZero { - target: 87, - value: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 86: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:158:9 - 87: BranchIfNonZero { - target: 89, - value: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 88: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(64), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 89: Copy { - dest: StatePartIndex(4), // (0x4f) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x4f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 90: SliceInt { - dest: StatePartIndex(5), // (0x27) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x4f) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 91: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x4f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 92: BranchIfSmallNeImmediate { - target: 94, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 93: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 94: BranchIfSmallNeImmediate { - target: 96, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 95: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 96: Copy { - dest: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 97: Copy { - dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 98: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 99: CmpNe { - dest: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 100: BranchIfZero { - target: 102, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 101: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 102: BranchIfZero { - target: 107, - value: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 103: BranchIfZero { - target: 105, - value: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 104: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:148:9 - 105: BranchIfNonZero { - target: 107, - value: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 106: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:118:30 - 107: BranchIfSmallNeImmediate { - target: 109, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 108: Copy { - dest: StatePartIndex(42), // (0x27) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x27) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 109: Copy { - dest: StatePartIndex(18), // (0x27) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x27) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 110: BranchIfSmallZero { - target: 115, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 111: BranchIfSmallNonZero { - target: 114, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 112: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - src: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - }, - 113: Branch { - target: 115, - }, - 114: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:86:25 - 115: BranchIfSmallZero { - target: 120, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 116: BranchIfSmallNonZero { - target: 119, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 117: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - src: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - }, - 118: Branch { - target: 120, - }, - 119: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:88:26 - 120: BranchIfSmallZero { - target: 125, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 121: BranchIfSmallNonZero { - target: 124, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 122: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 123: Branch { - target: 125, - }, - 124: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 125: BranchIfSmallZero { - target: 126, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 126: BranchIfSmallZero { - target: 134, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 127: CopySmall { - dest: StatePartIndex(12), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - }, - 128: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 129: Copy { - dest: StatePartIndex(20), // (0x27) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x27) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 130: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 131: BranchIfSmallZero { - target: 134, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 132: BranchIfZero { - target: 134, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 133: MemoryWriteUInt { - value: StatePartIndex(20), // (0x27) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 2>, - // data: [ - // // len = 0x2 - // [0x0]: 0x26, - // [0x1]: 0x27, - // ], - // }) (), - addr: StatePartIndex(12), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - stride: 8, - start: 0, - width: 8, - }, - 134: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 135: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 136: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 137: Return, - ], - .. - }, - pc: 137, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 2>, - data: [ - // len = 0x2 - [0x0]: 0x26, - [0x1]: 0x27, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 0, - 1, - 0, - 0, - 0, - 0, - 1, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 79, - 0, - 79, - 39, - 77, - 0, - 77, - 38, - 2, - 0, - 1, - 0, - 38, - 0, - 0, - 0, - 39, - 1, - 39, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 39, - 0, - 0, - 1, - 1, - 38, - 1, - 76, - 77, - 77, - 77, - 0, - 0, - 0, - 1, - 0, - 0, - 0, - 1, - 1, - 0, - 1, - 1, - 2, - 2, - 0, - 0, - 0, - 0, - 0, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<2>, - flow: Sink, - }, - ty: UInt<2>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 2, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - }, - ], - array_type: Array, 2>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x27, - last_state: 0x27, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x26, - last_state: 0x26, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<1>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x26, - last_state: 0x26, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<1>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x27, - last_state: 0x27, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<1>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<1>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x27, - last_state: 0x27, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(68), - ty: UInt<1>, - }, - state: 0x0, - last_state: 0x0, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 2, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - }, - ], - array_type: Array, 2>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_2_true_false.vcd b/crates/fayalite/tests/sim/expected/queue_2_true_false.vcd deleted file mode 100644 index e54b985..0000000 --- a/crates/fayalite/tests/sim/expected/queue_2_true_false.vcd +++ /dev/null @@ -1,2035 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 2 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 1 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 1 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 1 Xk?#v inp_index_reg $end -$var reg 1 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 70, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<1>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 2>, - data: [ - // len = 0x2 - [0x0]: 0x00, - [0x1]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - dest_width: 2, - }, - 1: CastToUInt { - dest: StatePartIndex(68), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(66), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<1> }, - src: StatePartIndex(68), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(66), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<1> }, - dest_width: 2, - }, - 4: Const { - dest: StatePartIndex(63), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x2, - }, - 5: CastToUInt { - dest: StatePartIndex(64), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(63), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 2, - }, - 6: Const { - dest: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 7: CastToUInt { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 1, - }, - 8: CastToUInt { - dest: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 9: Const { - dest: StatePartIndex(54), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x1, - }, - 10: CmpEq { - dest: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(54), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - }, - 11: CmpEq { - dest: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(54), // (0x1) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 13: Add { - dest: StatePartIndex(58), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 14: CastToUInt { - dest: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(58), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - 15: Add { - dest: StatePartIndex(61), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 16: CastToUInt { - dest: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(61), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - dest_width: 1, - }, - 17: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 18: Copy { - dest: StatePartIndex(42), // (0x2a) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 19: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 20: Copy { - dest: StatePartIndex(15), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<1> }, - src: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:114:5 - 21: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 22: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 23: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 24: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 25: Copy { - dest: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<1> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 26: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 27: CmpEq { - dest: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:104:5 - 28: Copy { - dest: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 29: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 30: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 31: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 32: And { - dest: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 33: Copy { - dest: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 34: NotU { - dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 35: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:124:9 - 36: BranchIfZero { - target: 38, - value: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:125:13 - 37: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 38: BranchIfZero { - target: 43, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 39: BranchIfZero { - target: 41, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 40: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(64), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:168:9 - 41: BranchIfNonZero { - target: 43, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 42: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:166:5 - 43: BranchIfNonZero { - target: 45, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 44: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 45: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 46: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 47: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:84:31 - 48: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 49: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 50: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 51: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 52: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 53: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(15), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<1> }, - }, - 54: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 55: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 56: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<1> }, - }, - 57: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 58: BranchIfSmallZero { - target: 61, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 59: MemoryReadUInt { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 2>, - // data: [ - // // len = 0x2 - // [0x0]: 0x2a, - // [0x1]: 0x29, - // ], - // }) (), - addr: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - stride: 8, - start: 0, - width: 8, - }, - 60: Branch { - target: 62, - }, - 61: Const { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 62: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 63: Copy { - dest: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 64: Shl { - dest: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 65: Or { - dest: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - }, - 66: CastToUInt { - dest: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 67: Copy { - dest: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 68: BranchIfZero { - target: 70, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 69: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 70: BranchIfNonZero { - target: 72, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:134:13 - 71: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(2), // (0x55) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 72: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 73: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 74: Copy { - dest: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 75: SliceInt { - dest: StatePartIndex(9), // (0x29) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 76: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 77: BranchIfSmallNeImmediate { - target: 79, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 78: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 79: BranchIfSmallNeImmediate { - target: 81, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 80: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 81: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 82: BranchIfZero { - target: 87, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 83: BranchIfZero { - target: 85, - value: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 84: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:158:9 - 85: BranchIfNonZero { - target: 87, - value: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 86: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:64:1 - 87: Copy { - dest: StatePartIndex(4), // (0x55) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x55) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 88: SliceInt { - dest: StatePartIndex(5), // (0x2a) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x55) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 89: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x55) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 90: BranchIfSmallNeImmediate { - target: 92, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 91: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 92: BranchIfSmallNeImmediate { - target: 94, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 93: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 94: Copy { - dest: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 95: Copy { - dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 96: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 97: CmpNe { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 98: BranchIfZero { - target: 100, - value: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 99: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 100: BranchIfZero { - target: 105, - value: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 101: BranchIfZero { - target: 103, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 102: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:148:9 - 103: BranchIfNonZero { - target: 105, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 104: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:118:30 - 105: BranchIfSmallNeImmediate { - target: 107, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 106: Copy { - dest: StatePartIndex(42), // (0x2a) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x2a) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 107: Copy { - dest: StatePartIndex(18), // (0x2a) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x2a) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 108: BranchIfSmallZero { - target: 113, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 109: BranchIfSmallNonZero { - target: 112, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 110: Copy { - dest: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - src: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<1> }, - }, - 111: Branch { - target: 113, - }, - 112: Copy { - dest: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:86:25 - 113: BranchIfSmallZero { - target: 118, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 114: BranchIfSmallNonZero { - target: 117, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 115: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - src: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<1> }, - }, - 116: Branch { - target: 118, - }, - 117: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<1> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, - }, - // at: ready_valid.rs:88:26 - 118: BranchIfSmallZero { - target: 123, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 119: BranchIfSmallNonZero { - target: 122, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 120: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 121: Branch { - target: 123, - }, - 122: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 123: BranchIfSmallZero { - target: 124, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 124: BranchIfSmallZero { - target: 132, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 125: CopySmall { - dest: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - src: StatePartIndex(11), // (0x1 1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 126: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 127: Copy { - dest: StatePartIndex(20), // (0x2a) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x2a) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 128: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 129: BranchIfSmallZero { - target: 132, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 130: BranchIfZero { - target: 132, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 131: MemoryWriteUInt { - value: StatePartIndex(20), // (0x2a) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 2>, - // data: [ - // // len = 0x2 - // [0x0]: 0x2a, - // [0x1]: 0x29, - // ], - // }) (), - addr: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<1> }, - stride: 8, - start: 0, - width: 8, - }, - 132: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 133: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 134: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 135: Return, - ], - .. - }, - pc: 135, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 2>, - data: [ - // len = 0x2 - [0x0]: 0x2a, - [0x1]: 0x29, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 1, - 1, - 0, - 0, - 0, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 85, - 0, - 85, - 42, - 83, - 0, - 83, - 41, - 2, - 1, - 1, - 0, - 41, - 1, - 0, - 0, - 42, - 1, - 42, - 1, - 1, - 1, - 0, - 1, - 1, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 42, - 0, - 0, - 1, - 1, - 41, - 1, - 82, - 83, - 83, - 83, - 0, - 1, - 1, - 0, - 0, - 2, - 0, - 1, - 2, - 0, - 2, - 2, - 0, - 0, - 0, - 0, - 0, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<2>, - flow: Sink, - }, - ty: UInt<2>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 2, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - }, - ], - array_type: Array, 2>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<1>, - flow: Duplex, - }, - ty: UInt<1>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x2a, - last_state: 0x2a, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x2a, - last_state: 0x2a, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<1>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x2a, - last_state: 0x2a, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(66), - ty: UInt<1>, - }, - state: 0x0, - last_state: 0x0, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 2, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - #[hdl(flip)] /* offset = 3 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<1>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<1>, - /* offset = 1 */ - en: Bool, - /* offset = 2 */ - clk: Clock, - /* offset = 3 */ - data: UInt<8>, - /* offset = 11 */ - mask: Bool, - }, - }, - ], - array_type: Array, 2>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_2_true_true.vcd b/crates/fayalite/tests/sim/expected/queue_2_true_true.vcd deleted file mode 100644 index f58f9ab..0000000 --- a/crates/fayalite/tests/sim/expected/queue_2_true_true.vcd +++ /dev/null @@ -1,2043 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 2 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 1 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 1 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 1 Xk?#v inp_index_reg $end -$var reg 1 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 73, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<65>, - }, - SlotDebugData { - name: "", - ty: UInt<66>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 3>, - data: [ - // len = 0x3 - [0x0]: 0x00, - [0x1]: 0x00, - [0x2]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(71), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 3, - }, - 1: CastToUInt { - dest: StatePartIndex(72), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(71), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 2: CmpLt { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - 3: Const { - dest: StatePartIndex(65), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x3, - }, - 4: CastToUInt { - dest: StatePartIndex(66), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(65), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 2, - }, - 5: Add { - dest: StatePartIndex(68), // (0x5) SlotDebugData { name: "", ty: UInt<65> }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(65), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 6: SubU { - dest: StatePartIndex(69), // (0x5) SlotDebugData { name: "", ty: UInt<66> }, - lhs: StatePartIndex(68), // (0x5) SlotDebugData { name: "", ty: UInt<65> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 66, - }, - 7: CastToUInt { - dest: StatePartIndex(70), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(69), // (0x5) SlotDebugData { name: "", ty: UInt<66> }, - dest_width: 2, - }, - 8: Const { - dest: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 9: CastToUInt { - dest: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 10: Const { - dest: StatePartIndex(56), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x2, - }, - 11: CmpEq { - dest: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(56), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: CmpEq { - dest: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(56), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - }, - 13: Const { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - value: 0x0, - }, - 14: Copy { - dest: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - }, - 15: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 16: Add { - dest: StatePartIndex(60), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 17: CastToUInt { - dest: StatePartIndex(61), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(60), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 18: Add { - dest: StatePartIndex(63), // (0x1) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 19: CastToUInt { - dest: StatePartIndex(64), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(63), // (0x1) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 20: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 21: Copy { - dest: StatePartIndex(42), // (0x28) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 22: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 23: Copy { - dest: StatePartIndex(15), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - src: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:114:5 - 24: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 25: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 26: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 27: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 28: Copy { - dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 29: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 30: CmpEq { - dest: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:104:5 - 31: Copy { - dest: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 32: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 33: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 34: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 35: And { - dest: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 36: Copy { - dest: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 37: NotU { - dest: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 38: Copy { - dest: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 39: BranchIfZero { - target: 44, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 40: BranchIfZero { - target: 42, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 41: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(66), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:168:9 - 42: BranchIfNonZero { - target: 44, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 43: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:166:5 - 44: BranchIfNonZero { - target: 49, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:186:13 - 45: BranchIfZero { - target: 47, - value: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:187:17 - 46: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(70), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:186:13 - 47: BranchIfNonZero { - target: 49, - value: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:189:17 - 48: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(72), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 49: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 50: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 51: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:84:31 - 52: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 53: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 54: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 55: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 56: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 57: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(15), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - }, - 58: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 59: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 60: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - }, - 61: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 62: BranchIfSmallZero { - target: 65, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 63: MemoryReadUInt { - dest: StatePartIndex(14), // (0x27) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 3>, - // data: [ - // // len = 0x3 - // [0x0]: 0x27, - // [0x1]: 0x28, - // [0x2]: 0x26, - // ], - // }) (), - addr: StatePartIndex(6), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 64: Branch { - target: 66, - }, - 65: Const { - dest: StatePartIndex(14), // (0x27) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 66: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 67: Copy { - dest: StatePartIndex(47), // (0x27) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x27) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 68: Shl { - dest: StatePartIndex(49), // (0x4e) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x27) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 69: Or { - dest: StatePartIndex(50), // (0x4f) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x4e) SlotDebugData { name: "", ty: UInt<9> }, - }, - 70: CastToUInt { - dest: StatePartIndex(51), // (0x4f) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x4f) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 71: Copy { - dest: StatePartIndex(52), // (0x4f) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x4f) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 72: BranchIfZero { - target: 74, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 73: Copy { - dest: StatePartIndex(6), // (0x4f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x4f) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 74: BranchIfNonZero { - target: 76, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:136:13 - 75: Copy { - dest: StatePartIndex(6), // (0x4f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 76: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 77: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 78: Copy { - dest: StatePartIndex(8), // (0x4f) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x4f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 79: SliceInt { - dest: StatePartIndex(9), // (0x27) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x4f) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 80: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x4f) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 81: BranchIfSmallNeImmediate { - target: 83, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 82: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 83: BranchIfSmallNeImmediate { - target: 85, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 84: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 85: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 86: BranchIfZero { - target: 91, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 87: BranchIfZero { - target: 89, - value: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 88: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:158:9 - 89: BranchIfNonZero { - target: 91, - value: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 90: Copy { - dest: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(64), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 91: Copy { - dest: StatePartIndex(4), // (0x51) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x51) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 92: SliceInt { - dest: StatePartIndex(5), // (0x28) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x51) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 93: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x51) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 94: BranchIfSmallNeImmediate { - target: 96, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 95: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 96: BranchIfSmallNeImmediate { - target: 98, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 97: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 98: Copy { - dest: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 99: Copy { - dest: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 100: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 101: CmpNe { - dest: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 102: BranchIfZero { - target: 104, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 103: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 104: BranchIfZero { - target: 109, - value: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 105: BranchIfZero { - target: 107, - value: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 106: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:148:9 - 107: BranchIfNonZero { - target: 109, - value: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 108: Copy { - dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(61), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:118:30 - 109: BranchIfSmallNeImmediate { - target: 111, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 110: Copy { - dest: StatePartIndex(42), // (0x28) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x28) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 111: Copy { - dest: StatePartIndex(18), // (0x28) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x28) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 112: BranchIfSmallZero { - target: 117, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 113: BranchIfSmallNonZero { - target: 116, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 114: Copy { - dest: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(23), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - }, - 115: Branch { - target: 117, - }, - 116: Copy { - dest: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:86:25 - 117: BranchIfSmallZero { - target: 122, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 118: BranchIfSmallNonZero { - target: 121, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 119: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(26), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - }, - 120: Branch { - target: 122, - }, - 121: Copy { - dest: StatePartIndex(25), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 122: BranchIfSmallZero { - target: 127, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 123: BranchIfSmallNonZero { - target: 126, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 124: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 125: Branch { - target: 127, - }, - 126: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 127: BranchIfSmallZero { - target: 128, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 128: BranchIfSmallZero { - target: 136, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 129: CopySmall { - dest: StatePartIndex(12), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - }, - 130: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 131: Copy { - dest: StatePartIndex(20), // (0x28) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x28) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 132: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 133: BranchIfSmallZero { - target: 136, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 134: BranchIfZero { - target: 136, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 135: MemoryWriteUInt { - value: StatePartIndex(20), // (0x28) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 3>, - // data: [ - // // len = 0x3 - // [0x0]: 0x27, - // [0x1]: 0x28, - // [0x2]: 0x26, - // ], - // }) (), - addr: StatePartIndex(12), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 136: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 137: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 138: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 139: Return, - ], - .. - }, - pc: 139, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 3>, - data: [ - // len = 0x3 - [0x0]: 0x27, - [0x1]: 0x28, - [0x2]: 0x26, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 0, - 1, - 0, - 0, - 1, - 2, - 1, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 81, - 1, - 81, - 40, - 79, - 0, - 79, - 39, - 2, - 0, - 1, - 0, - 39, - 2, - 1, - 0, - 40, - 1, - 40, - 1, - 2, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 1, - 40, - 0, - 1, - 1, - 1, - 39, - 1, - 78, - 79, - 79, - 79, - 0, - 0, - 1, - 2, - 1, - 0, - 0, - 3, - 3, - 0, - 1, - 1, - 3, - 3, - 0, - 5, - 5, - 1, - 2, - 2, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<2>, - flow: Sink, - }, - ty: UInt<2>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 3, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 3>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x28, - last_state: 0x28, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x27, - last_state: 0x27, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<2>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x27, - last_state: 0x27, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x28, - last_state: 0x28, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<2>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x28, - last_state: 0x28, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 3, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 3>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_3_false_false.vcd b/crates/fayalite/tests/sim/expected/queue_3_false_false.vcd deleted file mode 100644 index 4481901..0000000 --- a/crates/fayalite/tests/sim/expected/queue_3_false_false.vcd +++ /dev/null @@ -1,1990 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 2 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$scope struct \[2] $end -$var reg 8 !BEt5 mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 2 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 2 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 2 Xk?#v inp_index_reg $end -$var reg 2 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 71, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<65>, - }, - SlotDebugData { - name: "", - ty: UInt<66>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 3>, - data: [ - // len = 0x3 - [0x0]: 0x00, - [0x1]: 0x00, - [0x2]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(69), // (0x7) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 3, - }, - 1: CastToUInt { - dest: StatePartIndex(70), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(69), // (0x7) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 2: CmpLt { - dest: StatePartIndex(65), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - 3: Const { - dest: StatePartIndex(63), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x3, - }, - 4: CastToUInt { - dest: StatePartIndex(64), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(63), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 2, - }, - 5: Add { - dest: StatePartIndex(66), // (0x4) SlotDebugData { name: "", ty: UInt<65> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(63), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 6: SubU { - dest: StatePartIndex(67), // (0x2) SlotDebugData { name: "", ty: UInt<66> }, - lhs: StatePartIndex(66), // (0x4) SlotDebugData { name: "", ty: UInt<65> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 66, - }, - 7: CastToUInt { - dest: StatePartIndex(68), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(67), // (0x2) SlotDebugData { name: "", ty: UInt<66> }, - dest_width: 2, - }, - 8: Const { - dest: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 9: CastToUInt { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 10: Const { - dest: StatePartIndex(54), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x2, - }, - 11: CmpEq { - dest: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(54), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: CmpEq { - dest: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(54), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - }, - 13: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 14: Add { - dest: StatePartIndex(58), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 15: CastToUInt { - dest: StatePartIndex(59), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(58), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 16: Add { - dest: StatePartIndex(61), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 17: CastToUInt { - dest: StatePartIndex(62), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(61), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 18: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 19: Copy { - dest: StatePartIndex(42), // (0x2a) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 20: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 21: Copy { - dest: StatePartIndex(15), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - src: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:114:5 - 22: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 23: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 24: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 25: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 26: Copy { - dest: StatePartIndex(11), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - src: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 27: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 28: CmpEq { - dest: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:104:5 - 29: Copy { - dest: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 30: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 31: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 32: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 33: And { - dest: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 34: Copy { - dest: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 35: NotU { - dest: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 36: Copy { - dest: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 37: BranchIfZero { - target: 42, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 38: BranchIfZero { - target: 40, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 39: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(64), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:168:9 - 40: BranchIfNonZero { - target: 42, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 41: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:166:5 - 42: BranchIfNonZero { - target: 47, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:186:13 - 43: BranchIfZero { - target: 45, - value: StatePartIndex(65), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:187:17 - 44: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(68), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:186:13 - 45: BranchIfNonZero { - target: 47, - value: StatePartIndex(65), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:189:17 - 46: Copy { - dest: StatePartIndex(10), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(70), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 47: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 48: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 49: Copy { - dest: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:84:31 - 50: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 51: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 52: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 53: Copy { - dest: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 54: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 55: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(15), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - }, - 56: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 57: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 58: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - }, - 59: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 60: BranchIfSmallZero { - target: 63, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 61: MemoryReadUInt { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 3>, - // data: [ - // // len = 0x3 - // [0x0]: 0x2a, - // [0x1]: 0x28, - // [0x2]: 0x29, - // ], - // }) (), - addr: StatePartIndex(6), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 62: Branch { - target: 64, - }, - 63: Const { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 64: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 65: Copy { - dest: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 66: Shl { - dest: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 67: Or { - dest: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - }, - 68: CastToUInt { - dest: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 69: Copy { - dest: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 70: BranchIfZero { - target: 72, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 71: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 72: BranchIfNonZero { - target: 74, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:134:13 - 73: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(2), // (0x55) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 74: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 75: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 76: Copy { - dest: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 77: SliceInt { - dest: StatePartIndex(9), // (0x29) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 78: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 79: BranchIfSmallNeImmediate { - target: 81, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 80: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 81: BranchIfSmallNeImmediate { - target: 83, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 82: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 83: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 84: BranchIfZero { - target: 89, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 85: BranchIfZero { - target: 87, - value: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 86: Copy { - dest: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:158:9 - 87: BranchIfNonZero { - target: 89, - value: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 88: Copy { - dest: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(62), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 89: Copy { - dest: StatePartIndex(4), // (0x55) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x55) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 90: SliceInt { - dest: StatePartIndex(5), // (0x2a) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x55) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 91: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x55) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 92: BranchIfSmallNeImmediate { - target: 94, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 93: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 94: BranchIfSmallNeImmediate { - target: 96, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 95: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 96: Copy { - dest: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 97: Copy { - dest: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 98: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 99: CmpNe { - dest: StatePartIndex(53), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 100: BranchIfZero { - target: 102, - value: StatePartIndex(53), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 101: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 102: BranchIfZero { - target: 107, - value: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 103: BranchIfZero { - target: 105, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 104: Copy { - dest: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:148:9 - 105: BranchIfNonZero { - target: 107, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 106: Copy { - dest: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:118:30 - 107: BranchIfSmallNeImmediate { - target: 109, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 108: Copy { - dest: StatePartIndex(42), // (0x2a) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x2a) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 109: Copy { - dest: StatePartIndex(18), // (0x2a) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x2a) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 110: BranchIfSmallZero { - target: 115, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 111: BranchIfSmallNonZero { - target: 114, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 112: Copy { - dest: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - }, - 113: Branch { - target: 115, - }, - 114: Copy { - dest: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:86:25 - 115: BranchIfSmallZero { - target: 120, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 116: BranchIfSmallNonZero { - target: 119, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 117: Copy { - dest: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - }, - 118: Branch { - target: 120, - }, - 119: Copy { - dest: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 120: BranchIfSmallZero { - target: 125, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 121: BranchIfSmallNonZero { - target: 124, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 122: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 123: Branch { - target: 125, - }, - 124: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 125: BranchIfSmallZero { - target: 126, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 126: BranchIfSmallZero { - target: 134, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 127: CopySmall { - dest: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - }, - 128: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 129: Copy { - dest: StatePartIndex(20), // (0x2a) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x2a) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 130: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 131: BranchIfSmallZero { - target: 134, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 132: BranchIfZero { - target: 134, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 133: MemoryWriteUInt { - value: StatePartIndex(20), // (0x2a) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 3>, - // data: [ - // // len = 0x3 - // [0x0]: 0x2a, - // [0x1]: 0x28, - // [0x2]: 0x29, - // ], - // }) (), - addr: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 134: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 135: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 136: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 137: Return, - ], - .. - }, - pc: 137, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 3>, - data: [ - // len = 0x3 - [0x0]: 0x2a, - [0x1]: 0x28, - [0x2]: 0x29, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 2, - 1, - 0, - 0, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 85, - 1, - 85, - 42, - 83, - 0, - 83, - 41, - 2, - 2, - 1, - 0, - 41, - 1, - 1, - 0, - 42, - 1, - 42, - 1, - 1, - 2, - 0, - 2, - 2, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 1, - 42, - 0, - 1, - 1, - 1, - 41, - 1, - 82, - 83, - 83, - 83, - 1, - 2, - 0, - 0, - 0, - 2, - 2, - 1, - 3, - 3, - 3, - 3, - 1, - 4, - 2, - 2, - 7, - 3, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<2>, - flow: Sink, - }, - ty: UInt<2>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 3, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 3>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x2a, - last_state: 0x2a, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x2a, - last_state: 0x2a, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x2a, - last_state: 0x2a, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 3, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 3>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_3_false_true.vcd b/crates/fayalite/tests/sim/expected/queue_3_false_true.vcd deleted file mode 100644 index 622613c..0000000 --- a/crates/fayalite/tests/sim/expected/queue_3_false_true.vcd +++ /dev/null @@ -1,2002 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 2 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$scope struct \[2] $end -$var reg 8 !BEt5 mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 2 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 2 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 2 Xk?#v inp_index_reg $end -$var reg 2 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 73, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<65>, - }, - SlotDebugData { - name: "", - ty: UInt<66>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 3>, - data: [ - // len = 0x3 - [0x0]: 0x00, - [0x1]: 0x00, - [0x2]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(71), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 3, - }, - 1: CastToUInt { - dest: StatePartIndex(72), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(71), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 2: CmpLt { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - 3: Const { - dest: StatePartIndex(65), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x3, - }, - 4: CastToUInt { - dest: StatePartIndex(66), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(65), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 2, - }, - 5: Add { - dest: StatePartIndex(68), // (0x5) SlotDebugData { name: "", ty: UInt<65> }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(65), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 6: SubU { - dest: StatePartIndex(69), // (0x3) SlotDebugData { name: "", ty: UInt<66> }, - lhs: StatePartIndex(68), // (0x5) SlotDebugData { name: "", ty: UInt<65> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 66, - }, - 7: CastToUInt { - dest: StatePartIndex(70), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(69), // (0x3) SlotDebugData { name: "", ty: UInt<66> }, - dest_width: 2, - }, - 8: Const { - dest: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 9: CastToUInt { - dest: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 10: Const { - dest: StatePartIndex(56), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x2, - }, - 11: CmpEq { - dest: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(56), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: CmpEq { - dest: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(56), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - }, - 13: Const { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - value: 0x0, - }, - 14: Copy { - dest: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - }, - 15: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 16: Add { - dest: StatePartIndex(60), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 17: CastToUInt { - dest: StatePartIndex(61), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(60), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 18: Add { - dest: StatePartIndex(63), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 19: CastToUInt { - dest: StatePartIndex(64), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(63), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 20: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 21: Copy { - dest: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 22: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 23: Copy { - dest: StatePartIndex(15), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - src: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:114:5 - 24: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 25: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 26: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 27: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 28: Copy { - dest: StatePartIndex(11), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - src: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 29: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 30: CmpEq { - dest: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:104:5 - 31: Copy { - dest: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 32: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 33: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 34: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 35: And { - dest: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 36: Copy { - dest: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 37: NotU { - dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 38: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:124:9 - 39: BranchIfZero { - target: 41, - value: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:125:13 - 40: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 41: BranchIfZero { - target: 46, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 42: BranchIfZero { - target: 44, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 43: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(66), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:168:9 - 44: BranchIfNonZero { - target: 46, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 45: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:166:5 - 46: BranchIfNonZero { - target: 51, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:186:13 - 47: BranchIfZero { - target: 49, - value: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:187:17 - 48: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(70), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:186:13 - 49: BranchIfNonZero { - target: 51, - value: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:189:17 - 50: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(72), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 51: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 52: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 53: Copy { - dest: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:84:31 - 54: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 55: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 56: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 57: Copy { - dest: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 58: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 59: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(15), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - }, - 60: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 61: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 62: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - }, - 63: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 64: BranchIfSmallZero { - target: 67, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 65: MemoryReadUInt { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 3>, - // data: [ - // // len = 0x3 - // [0x0]: 0x2a, - // [0x1]: 0x2b, - // [0x2]: 0x29, - // ], - // }) (), - addr: StatePartIndex(6), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 66: Branch { - target: 68, - }, - 67: Const { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 68: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 69: Copy { - dest: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 70: Shl { - dest: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 71: Or { - dest: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - }, - 72: CastToUInt { - dest: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 73: Copy { - dest: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 74: BranchIfZero { - target: 76, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 75: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 76: BranchIfNonZero { - target: 78, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:136:13 - 77: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 78: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 79: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 80: Copy { - dest: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 81: SliceInt { - dest: StatePartIndex(9), // (0x29) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 82: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 83: BranchIfSmallNeImmediate { - target: 85, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 84: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 85: BranchIfSmallNeImmediate { - target: 87, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 86: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 87: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 88: BranchIfZero { - target: 93, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 89: BranchIfZero { - target: 91, - value: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 90: Copy { - dest: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:158:9 - 91: BranchIfNonZero { - target: 93, - value: StatePartIndex(62), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 92: Copy { - dest: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(64), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 93: Copy { - dest: StatePartIndex(4), // (0x57) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x57) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 94: SliceInt { - dest: StatePartIndex(5), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x57) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 95: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x57) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 96: BranchIfSmallNeImmediate { - target: 98, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 97: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 98: BranchIfSmallNeImmediate { - target: 100, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 99: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 100: Copy { - dest: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 101: Copy { - dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 102: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 103: CmpNe { - dest: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 104: BranchIfZero { - target: 106, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 105: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 106: BranchIfZero { - target: 111, - value: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 107: BranchIfZero { - target: 109, - value: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 108: Copy { - dest: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:148:9 - 109: BranchIfNonZero { - target: 111, - value: StatePartIndex(57), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 110: Copy { - dest: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(61), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:118:30 - 111: BranchIfSmallNeImmediate { - target: 113, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 112: Copy { - dest: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 113: Copy { - dest: StatePartIndex(18), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 114: BranchIfSmallZero { - target: 119, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 115: BranchIfSmallNonZero { - target: 118, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 116: Copy { - dest: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - }, - 117: Branch { - target: 119, - }, - 118: Copy { - dest: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:86:25 - 119: BranchIfSmallZero { - target: 124, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 120: BranchIfSmallNonZero { - target: 123, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 121: Copy { - dest: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - }, - 122: Branch { - target: 124, - }, - 123: Copy { - dest: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 124: BranchIfSmallZero { - target: 129, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 125: BranchIfSmallNonZero { - target: 128, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 126: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 127: Branch { - target: 129, - }, - 128: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 129: BranchIfSmallZero { - target: 130, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 130: BranchIfSmallZero { - target: 138, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 131: CopySmall { - dest: StatePartIndex(12), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - }, - 132: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 133: Copy { - dest: StatePartIndex(20), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 134: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 135: BranchIfSmallZero { - target: 138, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 136: BranchIfZero { - target: 138, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 137: MemoryWriteUInt { - value: StatePartIndex(20), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 3>, - // data: [ - // // len = 0x3 - // [0x0]: 0x2a, - // [0x1]: 0x2b, - // [0x2]: 0x29, - // ], - // }) (), - addr: StatePartIndex(12), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 138: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 139: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 140: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 141: Return, - ], - .. - }, - pc: 141, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 3>, - data: [ - // len = 0x3 - [0x0]: 0x2a, - [0x1]: 0x2b, - [0x2]: 0x29, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 2, - 1, - 0, - 0, - 0, - 2, - 1, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 87, - 0, - 87, - 43, - 83, - 0, - 83, - 41, - 3, - 2, - 1, - 0, - 41, - 2, - 0, - 0, - 43, - 1, - 43, - 1, - 2, - 2, - 0, - 2, - 2, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 43, - 0, - 0, - 1, - 1, - 41, - 1, - 82, - 83, - 83, - 83, - 0, - 0, - 0, - 2, - 1, - 0, - 0, - 3, - 3, - 1, - 3, - 3, - 3, - 3, - 0, - 5, - 3, - 3, - 0, - 0, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<2>, - flow: Sink, - }, - ty: UInt<2>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 3, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 3>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<2>, - }, - state: 0x3, - last_state: 0x3, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 3, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 3>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_3_true_false.vcd b/crates/fayalite/tests/sim/expected/queue_3_true_false.vcd deleted file mode 100644 index 53d6937..0000000 --- a/crates/fayalite/tests/sim/expected/queue_3_true_false.vcd +++ /dev/null @@ -1,1949 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 2 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$scope struct \[2] $end -$var reg 8 !BEt5 mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 2 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 2 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 2 Xk?#v inp_index_reg $end -$var reg 2 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 71, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<65>, - }, - SlotDebugData { - name: "", - ty: UInt<66>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 3>, - data: [ - // len = 0x3 - [0x0]: 0x00, - [0x1]: 0x00, - [0x2]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 3, - }, - 1: CastToUInt { - dest: StatePartIndex(70), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 2: CmpLt { - dest: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - 3: Const { - dest: StatePartIndex(63), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x3, - }, - 4: CastToUInt { - dest: StatePartIndex(64), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(63), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 2, - }, - 5: Add { - dest: StatePartIndex(66), // (0x5) SlotDebugData { name: "", ty: UInt<65> }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(63), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 6: SubU { - dest: StatePartIndex(67), // (0x3) SlotDebugData { name: "", ty: UInt<66> }, - lhs: StatePartIndex(66), // (0x5) SlotDebugData { name: "", ty: UInt<65> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 66, - }, - 7: CastToUInt { - dest: StatePartIndex(68), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(67), // (0x3) SlotDebugData { name: "", ty: UInt<66> }, - dest_width: 2, - }, - 8: Const { - dest: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 9: CastToUInt { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 10: Const { - dest: StatePartIndex(54), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x2, - }, - 11: CmpEq { - dest: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(54), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: CmpEq { - dest: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(54), // (0x2) SlotDebugData { name: "", ty: UInt<64> }, - }, - 13: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 14: Add { - dest: StatePartIndex(58), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 15: CastToUInt { - dest: StatePartIndex(59), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(58), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 16: Add { - dest: StatePartIndex(61), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 17: CastToUInt { - dest: StatePartIndex(62), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(61), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 18: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 19: Copy { - dest: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 20: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 21: Copy { - dest: StatePartIndex(15), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - src: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:114:5 - 22: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 23: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 24: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 25: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 26: Copy { - dest: StatePartIndex(11), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - src: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 27: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 28: CmpEq { - dest: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:104:5 - 29: Copy { - dest: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 30: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 31: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 32: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 33: And { - dest: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 34: Copy { - dest: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 35: NotU { - dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 36: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:124:9 - 37: BranchIfZero { - target: 39, - value: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:125:13 - 38: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 39: BranchIfZero { - target: 44, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 40: BranchIfZero { - target: 42, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 41: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(64), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:168:9 - 42: BranchIfNonZero { - target: 44, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 43: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:166:5 - 44: BranchIfNonZero { - target: 49, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:186:13 - 45: BranchIfZero { - target: 47, - value: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:187:17 - 46: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(68), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:186:13 - 47: BranchIfNonZero { - target: 49, - value: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:189:17 - 48: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<2> }, - src: StatePartIndex(70), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 49: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 50: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 51: Copy { - dest: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:84:31 - 52: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 53: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 54: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 55: Copy { - dest: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 56: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 57: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(15), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - }, - 58: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 59: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 60: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - }, - 61: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 62: BranchIfSmallZero { - target: 65, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 63: MemoryReadUInt { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 3>, - // data: [ - // // len = 0x3 - // [0x0]: 0x2a, - // [0x1]: 0x2b, - // [0x2]: 0x29, - // ], - // }) (), - addr: StatePartIndex(6), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 64: Branch { - target: 66, - }, - 65: Const { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 66: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 67: Copy { - dest: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 68: Shl { - dest: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 69: Or { - dest: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - }, - 70: CastToUInt { - dest: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 71: Copy { - dest: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 72: BranchIfZero { - target: 74, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 73: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 74: BranchIfNonZero { - target: 76, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:134:13 - 75: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(2), // (0x57) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 76: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 77: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 78: Copy { - dest: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 79: SliceInt { - dest: StatePartIndex(9), // (0x29) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 80: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 81: BranchIfSmallNeImmediate { - target: 83, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 82: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 83: BranchIfSmallNeImmediate { - target: 85, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 84: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 85: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 86: BranchIfZero { - target: 91, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 87: BranchIfZero { - target: 89, - value: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 88: Copy { - dest: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:158:9 - 89: BranchIfNonZero { - target: 91, - value: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 90: Copy { - dest: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(62), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 91: Copy { - dest: StatePartIndex(4), // (0x57) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x57) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 92: SliceInt { - dest: StatePartIndex(5), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x57) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 93: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x57) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 94: BranchIfSmallNeImmediate { - target: 96, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 95: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 96: BranchIfSmallNeImmediate { - target: 98, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 97: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 98: Copy { - dest: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 99: Copy { - dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 100: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 101: CmpNe { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 102: BranchIfZero { - target: 104, - value: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 103: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 104: BranchIfZero { - target: 109, - value: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 105: BranchIfZero { - target: 107, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 106: Copy { - dest: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:148:9 - 107: BranchIfNonZero { - target: 109, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 108: Copy { - dest: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:118:30 - 109: BranchIfSmallNeImmediate { - target: 111, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 110: Copy { - dest: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 111: Copy { - dest: StatePartIndex(18), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 112: BranchIfSmallZero { - target: 117, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 113: BranchIfSmallNonZero { - target: 116, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 114: Copy { - dest: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(23), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - }, - 115: Branch { - target: 117, - }, - 116: Copy { - dest: StatePartIndex(22), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:86:25 - 117: BranchIfSmallZero { - target: 122, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 118: BranchIfSmallNonZero { - target: 121, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 119: Copy { - dest: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(26), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - }, - 120: Branch { - target: 122, - }, - 121: Copy { - dest: StatePartIndex(25), // (0x2) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 122: BranchIfSmallZero { - target: 127, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 123: BranchIfSmallNonZero { - target: 126, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 124: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 125: Branch { - target: 127, - }, - 126: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 127: BranchIfSmallZero { - target: 128, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 128: BranchIfSmallZero { - target: 136, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 129: CopySmall { - dest: StatePartIndex(12), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x2 2) SlotDebugData { name: "", ty: UInt<2> }, - }, - 130: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 131: Copy { - dest: StatePartIndex(20), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 132: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 133: BranchIfSmallZero { - target: 136, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 134: BranchIfZero { - target: 136, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 135: MemoryWriteUInt { - value: StatePartIndex(20), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 3>, - // data: [ - // // len = 0x3 - // [0x0]: 0x2a, - // [0x1]: 0x2b, - // [0x2]: 0x29, - // ], - // }) (), - addr: StatePartIndex(12), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 136: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 137: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 138: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 139: Return, - ], - .. - }, - pc: 139, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 3>, - data: [ - // len = 0x3 - [0x0]: 0x2a, - [0x1]: 0x2b, - [0x2]: 0x29, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 2, - 1, - 0, - 0, - 0, - 2, - 1, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 87, - 0, - 87, - 43, - 83, - 0, - 83, - 41, - 3, - 2, - 1, - 0, - 41, - 2, - 0, - 0, - 43, - 1, - 43, - 1, - 2, - 2, - 0, - 2, - 2, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 43, - 0, - 0, - 1, - 1, - 41, - 1, - 82, - 83, - 83, - 83, - 0, - 2, - 1, - 0, - 0, - 3, - 3, - 1, - 3, - 3, - 3, - 3, - 0, - 5, - 3, - 3, - 0, - 0, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<2>, - flow: Sink, - }, - ty: UInt<2>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 3, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 3>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<2>, - }, - state: 0x3, - last_state: 0x3, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<2>, - }, - state: 0x2, - last_state: 0x2, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 3, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 3>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_3_true_true.vcd b/crates/fayalite/tests/sim/expected/queue_3_true_true.vcd deleted file mode 100644 index 1c178a6..0000000 --- a/crates/fayalite/tests/sim/expected/queue_3_true_true.vcd +++ /dev/null @@ -1,1935 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 2 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$scope struct \[2] $end -$var reg 8 !BEt5 mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 2 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 2 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 2 Xk?#v inp_index_reg $end -$var reg 2 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 72, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<3>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 4>, - data: [ - // len = 0x4 - [0x0]: 0x00, - [0x1]: 0x00, - [0x2]: 0x00, - [0x3]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(69), // (0x7) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 3, - }, - 1: CastToUInt { - dest: StatePartIndex(70), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(69), // (0x7) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(68), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<2> }, - src: StatePartIndex(70), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(71), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(68), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<2> }, - dest_width: 3, - }, - 4: Const { - dest: StatePartIndex(65), // (0x4) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x4, - }, - 5: CastToUInt { - dest: StatePartIndex(66), // (0x4) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(65), // (0x4) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 3, - }, - 6: Const { - dest: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 7: CastToUInt { - dest: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 8: CastToUInt { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 3, - }, - 9: Const { - dest: StatePartIndex(56), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x3, - }, - 10: CmpEq { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(56), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 11: CmpEq { - dest: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(56), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: Const { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - value: 0x0, - }, - 13: Copy { - dest: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - }, - 14: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 15: Add { - dest: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 16: CastToUInt { - dest: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(60), // (0x1) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 17: Add { - dest: StatePartIndex(63), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 18: CastToUInt { - dest: StatePartIndex(64), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(63), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 19: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 20: Copy { - dest: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 21: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 22: Copy { - dest: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:114:5 - 23: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 24: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 25: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 26: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 27: Copy { - dest: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 28: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 29: CmpEq { - dest: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:104:5 - 30: Copy { - dest: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 31: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 32: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 33: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 34: And { - dest: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 35: Copy { - dest: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 36: NotU { - dest: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 37: Copy { - dest: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 38: BranchIfZero { - target: 43, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 39: BranchIfZero { - target: 41, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 40: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(66), // (0x4) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:168:9 - 41: BranchIfNonZero { - target: 43, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 42: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:166:5 - 43: BranchIfNonZero { - target: 45, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 44: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(71), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:88:26 - 45: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 46: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 47: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:84:31 - 48: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 49: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 50: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 51: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 52: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 53: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - }, - 54: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 55: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 56: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - }, - 57: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 58: BranchIfSmallZero { - target: 61, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 59: MemoryReadUInt { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 4>, - // data: [ - // // len = 0x4 - // [0x0]: 0x28, - // [0x1]: 0x29, - // [0x2]: 0x2a, - // [0x3]: 0x2b, - // ], - // }) (), - addr: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 60: Branch { - target: 62, - }, - 61: Const { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 62: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 63: Copy { - dest: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 64: Shl { - dest: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 65: Or { - dest: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - }, - 66: CastToUInt { - dest: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 67: Copy { - dest: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 68: BranchIfZero { - target: 70, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 69: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 70: BranchIfNonZero { - target: 72, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:136:13 - 71: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 72: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 73: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 74: Copy { - dest: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 75: SliceInt { - dest: StatePartIndex(9), // (0x29) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 76: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 77: BranchIfSmallNeImmediate { - target: 79, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 78: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 79: BranchIfSmallNeImmediate { - target: 81, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 80: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 81: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 82: BranchIfZero { - target: 87, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 83: BranchIfZero { - target: 85, - value: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 84: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:158:9 - 85: BranchIfNonZero { - target: 87, - value: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 86: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(64), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 87: Copy { - dest: StatePartIndex(4), // (0x57) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x57) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 88: SliceInt { - dest: StatePartIndex(5), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x57) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 89: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x57) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 90: BranchIfSmallNeImmediate { - target: 92, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 91: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 92: BranchIfSmallNeImmediate { - target: 94, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 93: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 94: Copy { - dest: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 95: Copy { - dest: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 96: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 97: CmpNe { - dest: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 98: BranchIfZero { - target: 100, - value: StatePartIndex(55), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 99: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 100: BranchIfZero { - target: 105, - value: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 101: BranchIfZero { - target: 103, - value: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 102: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:148:9 - 103: BranchIfNonZero { - target: 105, - value: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 104: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(61), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:118:30 - 105: BranchIfSmallNeImmediate { - target: 107, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 106: Copy { - dest: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 107: Copy { - dest: StatePartIndex(18), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 108: BranchIfSmallZero { - target: 113, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 109: BranchIfSmallNonZero { - target: 112, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 110: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - }, - 111: Branch { - target: 113, - }, - 112: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:86:25 - 113: BranchIfSmallZero { - target: 118, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 114: BranchIfSmallNonZero { - target: 117, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 115: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - }, - 116: Branch { - target: 118, - }, - 117: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 118: BranchIfSmallZero { - target: 123, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 119: BranchIfSmallNonZero { - target: 122, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 120: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 121: Branch { - target: 123, - }, - 122: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 123: BranchIfSmallZero { - target: 124, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 124: BranchIfSmallZero { - target: 132, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 125: CopySmall { - dest: StatePartIndex(12), // (0x3 3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - }, - 126: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 127: Copy { - dest: StatePartIndex(20), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 128: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 129: BranchIfSmallZero { - target: 132, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 130: BranchIfZero { - target: 132, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 131: MemoryWriteUInt { - value: StatePartIndex(20), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 4>, - // data: [ - // // len = 0x4 - // [0x0]: 0x28, - // [0x1]: 0x29, - // [0x2]: 0x2a, - // [0x3]: 0x2b, - // ], - // }) (), - addr: StatePartIndex(12), // (0x3 3) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 132: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 133: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 134: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 135: Return, - ], - .. - }, - pc: 135, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 4>, - data: [ - // len = 0x4 - [0x0]: 0x28, - [0x1]: 0x29, - [0x2]: 0x2a, - [0x3]: 0x2b, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 1, - 1, - 0, - 0, - 1, - 0, - 3, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 87, - 1, - 87, - 43, - 83, - 0, - 83, - 41, - 3, - 1, - 1, - 0, - 41, - 0, - 1, - 0, - 43, - 1, - 43, - 1, - 0, - 1, - 0, - 1, - 1, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 1, - 43, - 0, - 1, - 1, - 1, - 41, - 1, - 82, - 83, - 83, - 83, - 0, - 0, - 1, - 3, - 0, - 0, - 0, - 1, - 1, - 0, - 2, - 2, - 4, - 4, - 0, - 3, - 7, - 3, - 3, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<3>, - flow: Sink, - }, - ty: UInt<3>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 4, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 4>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<3>, - }, - state: 0x3, - last_state: 0x3, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<2>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<2>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(68), - ty: UInt<2>, - }, - state: 0x3, - last_state: 0x3, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 4, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 4>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_4_false_false.vcd b/crates/fayalite/tests/sim/expected/queue_4_false_false.vcd deleted file mode 100644 index 5373a84..0000000 --- a/crates/fayalite/tests/sim/expected/queue_4_false_false.vcd +++ /dev/null @@ -1,2025 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 3 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$scope struct \[2] $end -$var reg 8 !BEt5 mem $end -$upscope $end -$scope struct \[3] $end -$var reg 8 C7]kZ mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 2 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 2 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 2 Xk?#v inp_index_reg $end -$var reg 2 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 70, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<3>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 4>, - data: [ - // len = 0x4 - [0x0]: 0x00, - [0x1]: 0x00, - [0x2]: 0x00, - [0x3]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(67), // (0x7) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 3, - }, - 1: CastToUInt { - dest: StatePartIndex(68), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(67), // (0x7) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(66), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<2> }, - src: StatePartIndex(68), // (0x3) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(69), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(66), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<2> }, - dest_width: 3, - }, - 4: Const { - dest: StatePartIndex(63), // (0x4) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x4, - }, - 5: CastToUInt { - dest: StatePartIndex(64), // (0x4) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(63), // (0x4) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 3, - }, - 6: Const { - dest: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 7: CastToUInt { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 8: CastToUInt { - dest: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 3, - }, - 9: Const { - dest: StatePartIndex(54), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x3, - }, - 10: CmpEq { - dest: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(54), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 11: CmpEq { - dest: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(54), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 13: Add { - dest: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 14: CastToUInt { - dest: StatePartIndex(59), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(58), // (0x1) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 15: Add { - dest: StatePartIndex(61), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 16: CastToUInt { - dest: StatePartIndex(62), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(61), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 17: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 18: Copy { - dest: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 19: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 20: Copy { - dest: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:114:5 - 21: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 22: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 23: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 24: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 25: Copy { - dest: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 26: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 27: CmpEq { - dest: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:104:5 - 28: Copy { - dest: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 29: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 30: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 31: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 32: And { - dest: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 33: Copy { - dest: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 34: NotU { - dest: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 35: Copy { - dest: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 36: BranchIfZero { - target: 41, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 37: BranchIfZero { - target: 39, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 38: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(64), // (0x4) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:168:9 - 39: BranchIfNonZero { - target: 41, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 40: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:166:5 - 41: BranchIfNonZero { - target: 43, - value: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 42: Copy { - dest: StatePartIndex(10), // (0x3) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(69), // (0x3) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:88:26 - 43: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 44: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 45: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:84:31 - 46: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 47: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 48: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 49: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 50: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 51: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(15), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - }, - 52: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 53: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 54: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - }, - 55: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 56: BranchIfSmallZero { - target: 59, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 57: MemoryReadUInt { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 4>, - // data: [ - // // len = 0x4 - // [0x0]: 0x28, - // [0x1]: 0x29, - // [0x2]: 0x2a, - // [0x3]: 0x2b, - // ], - // }) (), - addr: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 58: Branch { - target: 60, - }, - 59: Const { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 60: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 61: Copy { - dest: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 62: Shl { - dest: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 63: Or { - dest: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - }, - 64: CastToUInt { - dest: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 65: Copy { - dest: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 66: BranchIfZero { - target: 68, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 67: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 68: BranchIfNonZero { - target: 70, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:134:13 - 69: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(2), // (0x57) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 70: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 71: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 72: Copy { - dest: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 73: SliceInt { - dest: StatePartIndex(9), // (0x29) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 74: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 75: BranchIfSmallNeImmediate { - target: 77, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 76: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 77: BranchIfSmallNeImmediate { - target: 79, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 78: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 79: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 80: BranchIfZero { - target: 85, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 81: BranchIfZero { - target: 83, - value: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 82: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:158:9 - 83: BranchIfNonZero { - target: 85, - value: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 84: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(62), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 85: Copy { - dest: StatePartIndex(4), // (0x57) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x57) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 86: SliceInt { - dest: StatePartIndex(5), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x57) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 87: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x57) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 88: BranchIfSmallNeImmediate { - target: 90, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 89: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 90: BranchIfSmallNeImmediate { - target: 92, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 91: Copy { - dest: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 92: Copy { - dest: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 93: Copy { - dest: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 94: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 95: CmpNe { - dest: StatePartIndex(53), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 96: BranchIfZero { - target: 98, - value: StatePartIndex(53), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 97: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 98: BranchIfZero { - target: 103, - value: StatePartIndex(30), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 99: BranchIfZero { - target: 101, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 100: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:148:9 - 101: BranchIfNonZero { - target: 103, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 102: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x1) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:118:30 - 103: BranchIfSmallNeImmediate { - target: 105, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 104: Copy { - dest: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 105: Copy { - dest: StatePartIndex(18), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 106: BranchIfSmallZero { - target: 111, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 107: BranchIfSmallNonZero { - target: 110, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 108: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - }, - 109: Branch { - target: 111, - }, - 110: Copy { - dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:86:25 - 111: BranchIfSmallZero { - target: 116, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 112: BranchIfSmallNonZero { - target: 115, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 113: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - }, - 114: Branch { - target: 116, - }, - 115: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 116: BranchIfSmallZero { - target: 121, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 117: BranchIfSmallNonZero { - target: 120, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 118: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 119: Branch { - target: 121, - }, - 120: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 121: BranchIfSmallZero { - target: 122, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 122: BranchIfSmallZero { - target: 130, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 123: CopySmall { - dest: StatePartIndex(12), // (0x3 3) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - }, - 124: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 125: Copy { - dest: StatePartIndex(20), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x2b) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 126: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 127: BranchIfSmallZero { - target: 130, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 128: BranchIfZero { - target: 130, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 129: MemoryWriteUInt { - value: StatePartIndex(20), // (0x2b) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 4>, - // data: [ - // // len = 0x4 - // [0x0]: 0x28, - // [0x1]: 0x29, - // [0x2]: 0x2a, - // [0x3]: 0x2b, - // ], - // }) (), - addr: StatePartIndex(12), // (0x3 3) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 130: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 131: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 132: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 133: Return, - ], - .. - }, - pc: 133, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 4>, - data: [ - // len = 0x4 - [0x0]: 0x28, - [0x1]: 0x29, - [0x2]: 0x2a, - [0x3]: 0x2b, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 1, - 1, - 0, - 0, - 1, - 0, - 3, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 87, - 1, - 87, - 43, - 83, - 0, - 83, - 41, - 3, - 1, - 1, - 0, - 41, - 0, - 1, - 0, - 43, - 1, - 43, - 1, - 0, - 1, - 0, - 1, - 1, - 1, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 1, - 43, - 0, - 1, - 1, - 1, - 41, - 1, - 82, - 83, - 83, - 83, - 1, - 3, - 0, - 0, - 0, - 1, - 1, - 0, - 2, - 2, - 4, - 4, - 0, - 3, - 7, - 3, - 3, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<3>, - flow: Sink, - }, - ty: UInt<3>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 4, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 4>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<3>, - }, - state: 0x3, - last_state: 0x3, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<2>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<2>, - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x2b, - last_state: 0x2b, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(66), - ty: UInt<2>, - }, - state: 0x3, - last_state: 0x3, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 4, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 4>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_4_false_true.vcd b/crates/fayalite/tests/sim/expected/queue_4_false_true.vcd deleted file mode 100644 index bed1241..0000000 --- a/crates/fayalite/tests/sim/expected/queue_4_false_true.vcd +++ /dev/null @@ -1,2021 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 3 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$scope struct \[2] $end -$var reg 8 !BEt5 mem $end -$upscope $end -$scope struct \[3] $end -$var reg 8 C7]kZ mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 2 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 2 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 2 Xk?#v inp_index_reg $end -$var reg 2 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 72, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<3>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 4>, - data: [ - // len = 0x4 - [0x0]: 0x00, - [0x1]: 0x00, - [0x2]: 0x00, - [0x3]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 3, - }, - 1: CastToUInt { - dest: StatePartIndex(70), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(68), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<2> }, - src: StatePartIndex(70), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(71), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(68), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<2> }, - dest_width: 3, - }, - 4: Const { - dest: StatePartIndex(65), // (0x4) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x4, - }, - 5: CastToUInt { - dest: StatePartIndex(66), // (0x4) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(65), // (0x4) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 3, - }, - 6: Const { - dest: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 7: CastToUInt { - dest: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 8: CastToUInt { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(58), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 3, - }, - 9: Const { - dest: StatePartIndex(56), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x3, - }, - 10: CmpEq { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(56), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 11: CmpEq { - dest: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(56), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: Const { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - value: 0x0, - }, - 13: Copy { - dest: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: UInt<9> }, - }, - 14: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 15: Add { - dest: StatePartIndex(60), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 16: CastToUInt { - dest: StatePartIndex(61), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(60), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 17: Add { - dest: StatePartIndex(63), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 18: CastToUInt { - dest: StatePartIndex(64), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(63), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 19: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 20: Copy { - dest: StatePartIndex(42), // (0x2c) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 21: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 22: Copy { - dest: StatePartIndex(15), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - src: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:114:5 - 23: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 24: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 25: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 26: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 27: Copy { - dest: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 28: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 29: CmpEq { - dest: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:104:5 - 30: Copy { - dest: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 31: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 32: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 33: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 34: And { - dest: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 35: Copy { - dest: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 36: NotU { - dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 37: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:124:9 - 38: BranchIfZero { - target: 40, - value: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:125:13 - 39: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 40: BranchIfZero { - target: 45, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 41: BranchIfZero { - target: 43, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 42: Copy { - dest: StatePartIndex(10), // (0x4) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(66), // (0x4) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:168:9 - 43: BranchIfNonZero { - target: 45, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 44: Copy { - dest: StatePartIndex(10), // (0x4) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:166:5 - 45: BranchIfNonZero { - target: 47, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 46: Copy { - dest: StatePartIndex(10), // (0x4) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(71), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:88:26 - 47: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 48: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 49: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:84:31 - 50: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 51: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 52: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 53: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 54: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 55: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(15), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - }, - 56: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 57: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 58: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - }, - 59: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 60: BranchIfSmallZero { - target: 63, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 61: MemoryReadUInt { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 4>, - // data: [ - // // len = 0x4 - // [0x0]: 0x2c, - // [0x1]: 0x29, - // [0x2]: 0x2a, - // [0x3]: 0x2b, - // ], - // }) (), - addr: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 62: Branch { - target: 64, - }, - 63: Const { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 64: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 65: Copy { - dest: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 66: Shl { - dest: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 67: Or { - dest: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - }, - 68: CastToUInt { - dest: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 69: Copy { - dest: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 70: BranchIfZero { - target: 72, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 71: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 72: BranchIfNonZero { - target: 74, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:136:13 - 73: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(54), // (0x0) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 74: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 75: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 76: Copy { - dest: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 77: SliceInt { - dest: StatePartIndex(9), // (0x29) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 78: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 79: BranchIfSmallNeImmediate { - target: 81, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 80: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 81: BranchIfSmallNeImmediate { - target: 83, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 82: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 83: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 84: BranchIfZero { - target: 89, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 85: BranchIfZero { - target: 87, - value: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 86: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:158:9 - 87: BranchIfNonZero { - target: 89, - value: StatePartIndex(62), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 88: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(64), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 89: Copy { - dest: StatePartIndex(4), // (0x59) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x59) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 90: SliceInt { - dest: StatePartIndex(5), // (0x2c) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x59) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 91: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x59) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 92: BranchIfSmallNeImmediate { - target: 94, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 93: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 94: BranchIfSmallNeImmediate { - target: 96, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 95: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 96: Copy { - dest: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 97: Copy { - dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 98: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 99: CmpNe { - dest: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 100: BranchIfZero { - target: 102, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 101: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 102: BranchIfZero { - target: 107, - value: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 103: BranchIfZero { - target: 105, - value: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 104: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:148:9 - 105: BranchIfNonZero { - target: 107, - value: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 106: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(61), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:118:30 - 107: BranchIfSmallNeImmediate { - target: 109, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 108: Copy { - dest: StatePartIndex(42), // (0x2c) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x2c) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 109: Copy { - dest: StatePartIndex(18), // (0x2c) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x2c) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 110: BranchIfSmallZero { - target: 115, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 111: BranchIfSmallNonZero { - target: 114, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 112: Copy { - dest: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - }, - 113: Branch { - target: 115, - }, - 114: Copy { - dest: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:86:25 - 115: BranchIfSmallZero { - target: 120, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 116: BranchIfSmallNonZero { - target: 119, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 117: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - }, - 118: Branch { - target: 120, - }, - 119: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 120: BranchIfSmallZero { - target: 125, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 121: BranchIfSmallNonZero { - target: 124, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 122: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 123: Branch { - target: 125, - }, - 124: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 125: BranchIfSmallZero { - target: 126, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 126: BranchIfSmallZero { - target: 134, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 127: CopySmall { - dest: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - }, - 128: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 129: Copy { - dest: StatePartIndex(20), // (0x2c) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x2c) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 130: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 131: BranchIfSmallZero { - target: 134, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 132: BranchIfZero { - target: 134, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 133: MemoryWriteUInt { - value: StatePartIndex(20), // (0x2c) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 4>, - // data: [ - // // len = 0x4 - // [0x0]: 0x2c, - // [0x1]: 0x29, - // [0x2]: 0x2a, - // [0x3]: 0x2b, - // ], - // }) (), - addr: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 134: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 135: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 136: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 137: Return, - ], - .. - }, - pc: 137, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 4>, - data: [ - // len = 0x4 - [0x0]: 0x2c, - [0x1]: 0x29, - [0x2]: 0x2a, - [0x3]: 0x2b, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 1, - 1, - 0, - 0, - 0, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 89, - 0, - 89, - 44, - 83, - 0, - 83, - 41, - 4, - 1, - 1, - 0, - 41, - 1, - 0, - 0, - 44, - 1, - 44, - 1, - 1, - 1, - 0, - 1, - 1, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 44, - 0, - 0, - 1, - 1, - 41, - 1, - 82, - 83, - 83, - 83, - 0, - 0, - 0, - 3, - 0, - 0, - 0, - 2, - 2, - 0, - 2, - 2, - 4, - 4, - 0, - 0, - 0, - 0, - 0, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<3>, - flow: Sink, - }, - ty: UInt<3>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 4, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 4>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x2c, - last_state: 0x2c, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<3>, - }, - state: 0x4, - last_state: 0x4, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x2c, - last_state: 0x2c, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x2c, - last_state: 0x2c, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(68), - ty: UInt<2>, - }, - state: 0x0, - last_state: 0x0, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 4, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 4>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_4_true_false.vcd b/crates/fayalite/tests/sim/expected/queue_4_true_false.vcd deleted file mode 100644 index 842a353..0000000 --- a/crates/fayalite/tests/sim/expected/queue_4_true_false.vcd +++ /dev/null @@ -1,1993 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 3 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$scope struct \[2] $end -$var reg 8 !BEt5 mem $end -$upscope $end -$scope struct \[3] $end -$var reg 8 C7]kZ mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 2 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 2 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 2 Xk?#v inp_index_reg $end -$var reg 2 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~ { - len: 18, - debug_data: [ - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome, - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - ], - .. - }, - big_slots: StatePartLayout { - len: 70, - debug_data: [ - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::cd.rst", - ty: SyncReset, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.data", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out.ready", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count", - ty: UInt<3>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::r0.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.en", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", - ty: Clock, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.data", - ty: UInt<8>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", - ty: UInt<2>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::inp_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::out_firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::firing", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::indexes_equal", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::empty", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::full", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: ".0", - ty: UInt<1>, - }, - SlotDebugData { - name: ".1", - ty: UInt<8>, - }, - SlotDebugData { - name: "", - ty: UInt<1>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: UInt<9>, - }, - SlotDebugData { - name: "", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<0>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: Bool, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<64>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "InstantiatedModule(queue: queue).queue::count_lower", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - SlotDebugData { - name: "", - ty: UInt<2>, - }, - SlotDebugData { - name: "", - ty: UInt<3>, - }, - ], - .. - }, - sim_only_slots: StatePartLayout { - len: 0, - debug_data: [], - layout_data: [], - .. - }, - }, - memories: StatePartLayout { - len: 1, - debug_data: [ - (), - ], - layout_data: [ - MemoryData { - array_type: Array, 4>, - data: [ - // len = 0x4 - [0x0]: 0x00, - [0x1]: 0x00, - [0x2]: 0x00, - [0x3]: 0x00, - ], - }, - ], - .. - }, - }, - insns: [ - // at: ready_valid.rs:64:1 - 0: SubU { - dest: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - dest_width: 3, - }, - 1: CastToUInt { - dest: StatePartIndex(68), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(67), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - // at: ready_valid.rs:178:13 - 2: Copy { - dest: StatePartIndex(66), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<2> }, - src: StatePartIndex(68), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 3: CastToUInt { - dest: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(66), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count_lower", ty: UInt<2> }, - dest_width: 3, - }, - 4: Const { - dest: StatePartIndex(63), // (0x4) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x4, - }, - 5: CastToUInt { - dest: StatePartIndex(64), // (0x4) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(63), // (0x4) SlotDebugData { name: "", ty: UInt<64> }, - dest_width: 3, - }, - 6: Const { - dest: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - value: 0x0, - }, - 7: CastToUInt { - dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 2, - }, - 8: CastToUInt { - dest: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - src: StatePartIndex(56), // (0x0) SlotDebugData { name: "", ty: UInt<0> }, - dest_width: 3, - }, - 9: Const { - dest: StatePartIndex(54), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - value: 0x3, - }, - 10: CmpEq { - dest: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(54), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 11: CmpEq { - dest: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(54), // (0x3) SlotDebugData { name: "", ty: UInt<64> }, - }, - 12: Const { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - value: 0x1, - }, - 13: Add { - dest: StatePartIndex(58), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 14: CastToUInt { - dest: StatePartIndex(59), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(58), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 15: Add { - dest: StatePartIndex(61), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - lhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 16: CastToUInt { - dest: StatePartIndex(62), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(61), // (0x2) SlotDebugData { name: "", ty: UInt<3> }, - dest_width: 2, - }, - 17: Const { - dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:118:30 - 18: Copy { - dest: StatePartIndex(42), // (0x2c) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(43), // (0x0) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:117:5 - 19: Copy { - dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:115:5 - 20: Copy { - dest: StatePartIndex(15), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - src: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:114:5 - 21: Copy { - dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - // at: ready_valid.rs:64:1 - 22: Const { - dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - value: 0x1, - }, - // at: ready_valid.rs:113:5 - 23: Copy { - dest: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:119:5 - 24: Copy { - dest: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:112:5 - 25: Copy { - dest: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 26: NotU { - dest: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - width: 1, - }, - 27: CmpEq { - dest: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - rhs: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:104:5 - 28: Copy { - dest: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - src: StatePartIndex(35), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 29: And { - dest: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(37), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:107:5 - 30: Copy { - dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - src: StatePartIndex(38), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 31: NotU { - dest: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::empty", ty: Bool }, - width: 1, - }, - 32: And { - dest: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - rhs: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:110:5 - 33: Copy { - dest: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - src: StatePartIndex(40), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 34: NotU { - dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(39), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::full", ty: Bool }, - width: 1, - }, - // at: ready_valid.rs:121:5 - 35: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(44), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:124:9 - 36: BranchIfZero { - target: 38, - value: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:125:13 - 37: Copy { - dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:166:5 - 38: BranchIfZero { - target: 43, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:168:9 - 39: BranchIfZero { - target: 41, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:169:13 - 40: Copy { - dest: StatePartIndex(10), // (0x4) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(64), // (0x4) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:168:9 - 41: BranchIfNonZero { - target: 43, - value: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:171:13 - 42: Copy { - dest: StatePartIndex(10), // (0x4) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(65), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:166:5 - 43: BranchIfNonZero { - target: 45, - value: StatePartIndex(34), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::indexes_equal", ty: Bool }, - }, - // at: ready_valid.rs:182:13 - 44: Copy { - dest: StatePartIndex(10), // (0x4) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::count", ty: UInt<3> }, - src: StatePartIndex(69), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, - }, - // at: ready_valid.rs:88:26 - 45: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 46: Const { - dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - value: 0x0, - }, - // at: ready_valid.rs:86:25 - 47: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:84:31 - 48: IsNonZeroDestIsSmall { - dest: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.rst", ty: SyncReset }, - }, - 49: IsNonZeroDestIsSmall { - dest: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(0), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::cd.clk", ty: Clock }, - }, - 50: AndSmall { - dest: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 51: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 52: Const { - dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - value: 0x0, - }, - // at: ready_valid.rs:91:19 - 53: CastBigToArrayIndex { - dest: StatePartIndex(11), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(15), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.addr", ty: UInt<2> }, - }, - 54: IsNonZeroDestIsSmall { - dest: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(17), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.clk", ty: Clock }, - }, - 55: AndSmall { - dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 56: CastBigToArrayIndex { - dest: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.addr", ty: UInt<2> }, - }, - 57: IsNonZeroDestIsSmall { - dest: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(12), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.en", ty: Bool }, - }, - 58: BranchIfSmallZero { - target: 61, - value: StatePartIndex(5), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 59: MemoryReadUInt { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 4>, - // data: [ - // // len = 0x4 - // [0x0]: 0x2c, - // [0x1]: 0x29, - // [0x2]: 0x2a, - // [0x3]: 0x2b, - // ], - // }) (), - addr: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 60: Branch { - target: 62, - }, - 61: Const { - dest: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - value: 0x0, - }, - // at: ready_valid.rs:64:1 - 62: Copy { - dest: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - src: StatePartIndex(48), // (0x1) SlotDebugData { name: "", ty: UInt<1> }, - }, - 63: Copy { - dest: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - src: StatePartIndex(14), // (0x29) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.data", ty: UInt<8> }, - }, - 64: Shl { - dest: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(47), // (0x29) SlotDebugData { name: ".1", ty: UInt<8> }, - rhs: 1, - }, - 65: Or { - dest: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - lhs: StatePartIndex(46), // (0x1) SlotDebugData { name: ".0", ty: UInt<1> }, - rhs: StatePartIndex(49), // (0x52) SlotDebugData { name: "", ty: UInt<9> }, - }, - 66: CastToUInt { - dest: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(50), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - dest_width: 9, - }, - 67: Copy { - dest: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(51), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - }, - // at: ready_valid.rs:130:5 - 68: BranchIfZero { - target: 70, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:131:9 - 69: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(52), // (0x53) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:130:5 - 70: BranchIfNonZero { - target: 72, - value: StatePartIndex(45), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:134:13 - 71: Copy { - dest: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - src: StatePartIndex(2), // (0x59) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - // at: ready_valid.rs:91:19 - 72: IsNonZeroDestIsSmall { - dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(13), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::r0.clk", ty: Clock }, - }, - 73: AndSmall { - dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 74: Copy { - dest: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 75: SliceInt { - dest: StatePartIndex(9), // (0x29) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(8), // (0x53) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:79:32 - 76: AndBigWithSmallImmediate { - dest: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(6), // (0x53) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 77: BranchIfSmallNeImmediate { - target: 79, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 78: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 79: BranchIfSmallNeImmediate { - target: 81, - lhs: StatePartIndex(1), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 80: Copy { - dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out.ready", ty: Bool }, - }, - // at: ready_valid.rs:101:5 - 81: Copy { - dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - src: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:156:5 - 82: BranchIfZero { - target: 87, - value: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:158:9 - 83: BranchIfZero { - target: 85, - value: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:159:13 - 84: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:158:9 - 85: BranchIfNonZero { - target: 87, - value: StatePartIndex(60), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:161:13 - 86: Copy { - dest: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(62), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:64:1 - 87: Copy { - dest: StatePartIndex(4), // (0x59) SlotDebugData { name: "", ty: UInt<9> }, - src: StatePartIndex(2), // (0x59) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - }, - 88: SliceInt { - dest: StatePartIndex(5), // (0x2c) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(4), // (0x59) SlotDebugData { name: "", ty: UInt<9> }, - start: 1, - len: 8, - }, - // at: ready_valid.rs:77:32 - 89: AndBigWithSmallImmediate { - dest: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - lhs: StatePartIndex(2), // (0x59) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.data", ty: Enum {HdlNone, HdlSome(UInt<8>)} }, - rhs: 0x1, - }, - // at: ready_valid.rs:19:9 - 90: BranchIfSmallNeImmediate { - target: 92, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x0, - }, - // at: ready_valid.rs:20:24 - 91: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:19:9 - 92: BranchIfSmallNeImmediate { - target: 94, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - // at: ready_valid.rs:21:27 - 93: Copy { - dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp.ready", ty: Bool }, - }, - // at: ready_valid.rs:98:5 - 94: Copy { - dest: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::firing", ty: Bool }, - }, - // at: ready_valid.rs:116:5 - 95: Copy { - dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 96: IsNonZeroDestIsSmall { - dest: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(16), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.en", ty: Bool }, - }, - // at: ready_valid.rs:64:1 - 97: CmpNe { - dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - rhs: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_firing", ty: Bool }, - }, - // at: ready_valid.rs:141:5 - 98: BranchIfZero { - target: 100, - value: StatePartIndex(53), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:142:9 - 99: Copy { - dest: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - src: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:146:5 - 100: BranchIfZero { - target: 105, - value: StatePartIndex(30), // (0x0) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_firing", ty: Bool }, - }, - // at: ready_valid.rs:148:9 - 101: BranchIfZero { - target: 103, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:149:13 - 102: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:148:9 - 103: BranchIfNonZero { - target: 105, - value: StatePartIndex(55), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:151:13 - 104: Copy { - dest: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - src: StatePartIndex(59), // (0x2) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:118:30 - 105: BranchIfSmallNeImmediate { - target: 107, - lhs: StatePartIndex(0), // (0x1 1) SlotDebugData { name: "", ty: Enum {HdlNone, HdlSome} }, - rhs: 0x1, - }, - 106: Copy { - dest: StatePartIndex(42), // (0x2c) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - src: StatePartIndex(5), // (0x2c) SlotDebugData { name: "", ty: UInt<8> }, - }, - // at: ready_valid.rs:118:5 - 107: Copy { - dest: StatePartIndex(18), // (0x2c) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - src: StatePartIndex(42), // (0x2c) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::unwrap_or_else_out", ty: UInt<8> }, - }, - // at: ready_valid.rs:84:31 - 108: BranchIfSmallZero { - target: 113, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 109: BranchIfSmallNonZero { - target: 112, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 110: Copy { - dest: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(23), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg$next", ty: UInt<2> }, - }, - 111: Branch { - target: 113, - }, - 112: Copy { - dest: StatePartIndex(22), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::inp_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:86:25 - 113: BranchIfSmallZero { - target: 118, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 114: BranchIfSmallNonZero { - target: 117, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 115: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(26), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg$next", ty: UInt<2> }, - }, - 116: Branch { - target: 118, - }, - 117: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::out_index_reg", ty: UInt<2> }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, - }, - // at: ready_valid.rs:88:26 - 118: BranchIfSmallZero { - target: 123, - value: StatePartIndex(15), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 119: BranchIfSmallNonZero { - target: 122, - value: StatePartIndex(17), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 120: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(28), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg$next", ty: Bool }, - }, - 121: Branch { - target: 123, - }, - 122: Copy { - dest: StatePartIndex(27), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::maybe_full_reg", ty: Bool }, - src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, - // at: ready_valid.rs:91:19 - 123: BranchIfSmallZero { - target: 124, - value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 124: BranchIfSmallZero { - target: 132, - value: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 125: CopySmall { - dest: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - src: StatePartIndex(11), // (0x1 1) SlotDebugData { name: "", ty: UInt<2> }, - }, - 126: CopySmall { - dest: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(10), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - }, - 127: Copy { - dest: StatePartIndex(20), // (0x2c) SlotDebugData { name: "", ty: UInt<8> }, - src: StatePartIndex(18), // (0x2c) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.data", ty: UInt<8> }, - }, - 128: Copy { - dest: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - src: StatePartIndex(19), // (0x1) SlotDebugData { name: "InstantiatedModule(queue: queue).queue::mem::w1.mask", ty: Bool }, - }, - 129: BranchIfSmallZero { - target: 132, - value: StatePartIndex(13), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - }, - 130: BranchIfZero { - target: 132, - value: StatePartIndex(21), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - 131: MemoryWriteUInt { - value: StatePartIndex(20), // (0x2c) SlotDebugData { name: "", ty: UInt<8> }, - memory: StatePartIndex(0), // (MemoryData { - // array_type: Array, 4>, - // data: [ - // // len = 0x4 - // [0x0]: 0x2c, - // [0x1]: 0x29, - // [0x2]: 0x2a, - // [0x3]: 0x2b, - // ], - // }) (), - addr: StatePartIndex(12), // (0x0 0) SlotDebugData { name: "", ty: UInt<2> }, - stride: 8, - start: 0, - width: 8, - }, - 132: XorSmallImmediate { - dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - 133: XorSmallImmediate { - dest: StatePartIndex(7), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(9), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:84:31 - 134: XorSmallImmediate { - dest: StatePartIndex(14), // (0x1 1) SlotDebugData { name: "", ty: Bool }, - lhs: StatePartIndex(16), // (0x0 0) SlotDebugData { name: "", ty: Bool }, - rhs: 0x1, - }, - // at: ready_valid.rs:64:1 - 135: Return, - ], - .. - }, - pc: 135, - memory_write_log: [], - memories: StatePart { - value: [ - MemoryData { - array_type: Array, 4>, - data: [ - // len = 0x4 - [0x0]: 0x2c, - [0x1]: 0x29, - [0x2]: 0x2a, - [0x3]: 0x2b, - ], - }, - ], - }, - small_slots: StatePart { - value: [ - 1, - 1, - 1, - 0, - 0, - 1, - 1, - 1, - 0, - 0, - 0, - 1, - 0, - 1, - 1, - 0, - 0, - 0, - ], - }, - big_slots: StatePart { - value: [ - 0, - 0, - 89, - 0, - 89, - 44, - 83, - 0, - 83, - 41, - 4, - 1, - 1, - 0, - 41, - 1, - 0, - 0, - 44, - 1, - 44, - 1, - 1, - 1, - 0, - 1, - 1, - 1, - 1, - 0, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 1, - 1, - 1, - 44, - 0, - 0, - 1, - 1, - 41, - 1, - 82, - 83, - 83, - 83, - 0, - 3, - 0, - 0, - 0, - 2, - 2, - 0, - 2, - 2, - 4, - 4, - 0, - 0, - 0, - 0, - 0, - ], - }, - sim_only_slots: StatePart { - value: [], - }, - }, - io: Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }, - main_module: SimulationModuleState { - base_targets: [ - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - ], - uninitialized_ios: {}, - io_targets: { - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.clk, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.cd.rst, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.count, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.inp.ready, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.data, - Instance { - name: ::queue, - instantiated: Module { - name: queue, - .. - }, - }.out.ready, - }, - did_initial_settle: true, - clocks_for_past: {}, - }, - extern_modules: [], - trace_decls: TraceModule { - name: "queue", - children: [ - TraceModuleIO { - name: "cd", - child: TraceBundle { - name: "cd", - fields: [ - TraceClock { - location: TraceScalarId(0), - name: "clk", - flow: Source, - }, - TraceSyncReset { - location: TraceScalarId(1), - name: "rst", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - clk: Clock, - /* offset = 1 */ - rst: SyncReset, - }, - flow: Source, - }, - TraceModuleIO { - name: "inp", - child: TraceBundle { - name: "inp", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(2), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(3), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Source, - }, - TraceBool { - location: TraceScalarId(4), - name: "ready", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Source, - }, - TraceModuleIO { - name: "out", - child: TraceBundle { - name: "out", - fields: [ - TraceEnumWithFields { - name: "data", - discriminant: TraceEnumDiscriminant { - location: TraceScalarId(5), - name: "$tag", - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - non_empty_fields: [ - TraceUInt { - location: TraceScalarId(6), - name: "HdlSome", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(7), - name: "ready", - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - data: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - #[hdl(flip)] /* offset = 9 */ - ready: Bool, - }, - flow: Sink, - }, - TraceModuleIO { - name: "count", - child: TraceUInt { - location: TraceScalarId(8), - name: "count", - ty: UInt<3>, - flow: Sink, - }, - ty: UInt<3>, - flow: Sink, - }, - TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 4, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 4>, - }, - TraceReg { - name: "inp_index_reg", - child: TraceUInt { - location: TraceScalarId(18), - name: "inp_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "out_index_reg", - child: TraceUInt { - location: TraceScalarId(19), - name: "out_index_reg", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - TraceReg { - name: "maybe_full_reg", - child: TraceBool { - location: TraceScalarId(20), - name: "maybe_full_reg", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "inp_firing", - child: TraceBool { - location: TraceScalarId(21), - name: "inp_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(22), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "out_firing", - child: TraceBool { - location: TraceScalarId(23), - name: "out_firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "firing", - child: TraceBool { - location: TraceScalarId(24), - name: "firing", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "indexes_equal", - child: TraceBool { - location: TraceScalarId(25), - name: "indexes_equal", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "empty", - child: TraceBool { - location: TraceScalarId(26), - name: "empty", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "full", - child: TraceBool { - location: TraceScalarId(27), - name: "full", - flow: Duplex, - }, - ty: Bool, - }, - TraceWire { - name: "unwrap_or_else_out", - child: TraceUInt { - location: TraceScalarId(28), - name: "unwrap_or_else_out", - ty: UInt<8>, - flow: Duplex, - }, - ty: UInt<8>, - }, - TraceWire { - name: "count_lower", - child: TraceUInt { - location: TraceScalarId(29), - name: "count_lower", - ty: UInt<2>, - flow: Duplex, - }, - ty: UInt<2>, - }, - ], - }, - traces: [ - SimTrace { - id: TraceScalarId(0), - kind: BigClock { - index: StatePartIndex(0), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(1), - kind: BigSyncReset { - index: StatePartIndex(1), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(2), - kind: EnumDiscriminant { - index: StatePartIndex(0), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(3), - kind: BigUInt { - index: StatePartIndex(5), - ty: UInt<8>, - }, - state: 0x2c, - last_state: 0x2c, - }, - SimTrace { - id: TraceScalarId(4), - kind: BigBool { - index: StatePartIndex(3), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(5), - kind: EnumDiscriminant { - index: StatePartIndex(1), - ty: Enum { - HdlNone, - HdlSome(UInt<8>), - }, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(6), - kind: BigUInt { - index: StatePartIndex(9), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(7), - kind: BigBool { - index: StatePartIndex(7), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(8), - kind: BigUInt { - index: StatePartIndex(10), - ty: UInt<3>, - }, - state: 0x4, - last_state: 0x4, - }, - SimTrace { - id: TraceScalarId(9), - kind: BigUInt { - index: StatePartIndex(11), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(10), - kind: BigBool { - index: StatePartIndex(12), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(11), - kind: BigClock { - index: StatePartIndex(13), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(12), - kind: BigUInt { - index: StatePartIndex(14), - ty: UInt<8>, - }, - state: 0x29, - last_state: 0x29, - }, - SimTrace { - id: TraceScalarId(13), - kind: BigUInt { - index: StatePartIndex(15), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(14), - kind: BigBool { - index: StatePartIndex(16), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(15), - kind: BigClock { - index: StatePartIndex(17), - }, - state: 0x0, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(16), - kind: BigUInt { - index: StatePartIndex(18), - ty: UInt<8>, - }, - state: 0x2c, - last_state: 0x2c, - }, - SimTrace { - id: TraceScalarId(17), - kind: BigBool { - index: StatePartIndex(19), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(18), - kind: BigUInt { - index: StatePartIndex(22), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(19), - kind: BigUInt { - index: StatePartIndex(25), - ty: UInt<2>, - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(20), - kind: BigBool { - index: StatePartIndex(27), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(21), - kind: BigBool { - index: StatePartIndex(30), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(22), - kind: BigBool { - index: StatePartIndex(31), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(23), - kind: BigBool { - index: StatePartIndex(32), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(24), - kind: BigBool { - index: StatePartIndex(33), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(25), - kind: BigBool { - index: StatePartIndex(34), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(26), - kind: BigBool { - index: StatePartIndex(36), - }, - state: 0x0, - last_state: 0x0, - }, - SimTrace { - id: TraceScalarId(27), - kind: BigBool { - index: StatePartIndex(39), - }, - state: 0x1, - last_state: 0x1, - }, - SimTrace { - id: TraceScalarId(28), - kind: BigUInt { - index: StatePartIndex(42), - ty: UInt<8>, - }, - state: 0x2c, - last_state: 0x2c, - }, - SimTrace { - id: TraceScalarId(29), - kind: BigUInt { - index: StatePartIndex(66), - ty: UInt<2>, - }, - state: 0x0, - last_state: 0x0, - }, - ], - trace_memories: { - StatePartIndex(0): TraceMem { - id: TraceMemoryId(0), - name: "mem", - stride: 8, - element_type: TraceUInt { - location: TraceMemoryLocation { - id: TraceMemoryId(0), - depth: 4, - stride: 8, - start: 0, - len: 8, - }, - name: "mem", - ty: UInt<8>, - flow: Duplex, - }, - ports: [ - TraceMemPort { - name: "r0", - bundle: TraceBundle { - name: "r0", - fields: [ - TraceUInt { - location: TraceScalarId(9), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(10), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(11), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(12), - name: "data", - ty: UInt<8>, - flow: Source, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - #[hdl(flip)] /* offset = 4 */ - data: UInt<8>, - }, - }, - TraceMemPort { - name: "w1", - bundle: TraceBundle { - name: "w1", - fields: [ - TraceUInt { - location: TraceScalarId(13), - name: "addr", - ty: UInt<2>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(14), - name: "en", - flow: Sink, - }, - TraceClock { - location: TraceScalarId(15), - name: "clk", - flow: Sink, - }, - TraceUInt { - location: TraceScalarId(16), - name: "data", - ty: UInt<8>, - flow: Sink, - }, - TraceBool { - location: TraceScalarId(17), - name: "mask", - flow: Sink, - }, - ], - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - flow: Sink, - }, - ty: Bundle { - /* offset = 0 */ - addr: UInt<2>, - /* offset = 2 */ - en: Bool, - /* offset = 3 */ - clk: Clock, - /* offset = 4 */ - data: UInt<8>, - /* offset = 12 */ - mask: Bool, - }, - }, - ], - array_type: Array, 4>, - }, - }, - trace_writers: [ - Running( - VcdWriter { - finished_init: true, - timescale: 1 ps, - .. - }, - ), - ], - clocks_triggered: [ - StatePartIndex(3), - StatePartIndex(8), - StatePartIndex(15), - ], - event_queue: EventQueue(EventQueueData { - instant: 100 μs, - events: {}, - }), - waiting_sensitivity_sets_by_address: {}, - waiting_sensitivity_sets_by_compiled_value: {}, - .. -} \ No newline at end of file diff --git a/crates/fayalite/tests/sim/expected/queue_4_true_true.vcd b/crates/fayalite/tests/sim/expected/queue_4_true_true.vcd deleted file mode 100644 index f4a2232..0000000 --- a/crates/fayalite/tests/sim/expected/queue_4_true_true.vcd +++ /dev/null @@ -1,1989 +0,0 @@ -$timescale 1 ps $end -$scope module queue $end -$scope struct cd $end -$var wire 1 11z(a clk $end -$var wire 1 q1t|f rst $end -$upscope $end -$scope struct inp $end -$scope struct data $end -$var string 1 j|a-9 \$tag $end -$var wire 8 pjN&T HdlSome $end -$upscope $end -$var wire 1 *x8M* ready $end -$upscope $end -$scope struct out $end -$scope struct data $end -$var string 1 'Aa8} \$tag $end -$var wire 8 1b%.O HdlSome $end -$upscope $end -$var wire 1 vZD*c ready $end -$upscope $end -$var wire 3 rf7Xh count $end -$scope struct mem $end -$scope struct contents $end -$scope struct \[0] $end -$var reg 8 (.Juw mem $end -$upscope $end -$scope struct \[1] $end -$var reg 8 5F$iE mem $end -$upscope $end -$scope struct \[2] $end -$var reg 8 !BEt5 mem $end -$upscope $end -$scope struct \[3] $end -$var reg 8 C7]kZ mem $end -$upscope $end -$upscope $end -$scope struct r0 $end -$var wire 2 K]Dkr addr $end -$var wire 1 P|=HX en $end -$var wire 1 z+ft% clk $end -$var wire 8 m+9ec data $end -$upscope $end -$scope struct w1 $end -$var wire 2 8Oa@o addr $end -$var wire 1 VaM[2 en $end -$var wire 1 aH[{] clk $end -$var wire 8 8|1uZ data $end -$var wire 1 DYq.y mask $end -$upscope $end -$upscope $end -$var reg 2 Xk?#v inp_index_reg $end -$var reg 2 p19yW out_index_reg $end -$var reg 1 kEQiI maybe_full_reg $end -$var wire 1 *gdL1 inp_firing $end -$var wire 1 ;HWUJ firing $end -$var wire 1 Ph#@^ out_firing $end -$var wire 1 ;HWUJ" firing_2 $end -$var wire 1 i[~(47), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_4", ty: Bool }, width: 1, }, - // at: module-XXXXXXXXXX.rs:7:1 + // at: module-XXXXXXXXXX.rs:8:1 3: Copy { + dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_4$next", ty: Bool }, + src: StatePartIndex(52), // (0x1) SlotDebugData { name: "", ty: Bool }, + }, + // at: module-XXXXXXXXXX.rs:7:1 + 4: Copy { dest: StatePartIndex(6), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[4]", ty: Bool }, src: StatePartIndex(47), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_4", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:1:1 - 4: Copy { + 5: Copy { dest: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Clock }, src: StatePartIndex(6), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[4]", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:10:1 - 5: Copy { + 6: Copy { dest: StatePartIndex(53), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_5.clk", ty: Clock }, src: StatePartIndex(57), // (0x0) SlotDebugData { name: "", ty: Clock }, }, // at: module-XXXXXXXXXX.rs:9:1 - 6: Copy { + 7: Copy { dest: StatePartIndex(55), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter.bit_reg_5: sw_reg).sw_reg::clk", ty: Clock }, src: StatePartIndex(53), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_5.clk", ty: Clock }, }, - // at: module-XXXXXXXXXX.rs:6:1 - 7: Copy { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_4$next", ty: Bool }, - src: StatePartIndex(47), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_4", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:8:1 8: Copy { - dest: StatePartIndex(48), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_4$next", ty: Bool }, - src: StatePartIndex(52), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:9:1 - 9: Copy { dest: StatePartIndex(43), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_3.o", ty: Bool }, src: StatePartIndex(45), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter.bit_reg_3: sw_reg).sw_reg::o", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:11:1 - 10: Copy { + 9: Copy { dest: StatePartIndex(5), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[3]", ty: Bool }, src: StatePartIndex(43), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_3.o", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:1:1 - 11: Copy { + 10: Copy { dest: StatePartIndex(51), // (0x0) SlotDebugData { name: "", ty: Clock }, src: StatePartIndex(5), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[3]", ty: Bool }, }, - 12: NotU { + 11: NotU { dest: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_2", ty: Bool }, width: 1, }, + // at: module-XXXXXXXXXX.rs:8:1 + 12: Copy { + dest: StatePartIndex(37), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_2$next", ty: Bool }, + src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, + }, // at: module-XXXXXXXXXX.rs:7:1 13: Copy { dest: StatePartIndex(4), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[2]", ty: Bool }, @@ -384,257 +383,241 @@ Simulation { dest: StatePartIndex(44), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter.bit_reg_3: sw_reg).sw_reg::clk", ty: Clock }, src: StatePartIndex(42), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_3.clk", ty: Clock }, }, - // at: module-XXXXXXXXXX.rs:6:1 17: Copy { - dest: StatePartIndex(37), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_2$next", ty: Bool }, - src: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_2", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:8:1 - 18: Copy { - dest: StatePartIndex(37), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_2$next", ty: Bool }, - src: StatePartIndex(41), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:9:1 - 19: Copy { dest: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_1.o", ty: Bool }, src: StatePartIndex(34), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter.bit_reg_1: sw_reg).sw_reg::o", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:11:1 - 20: Copy { + 18: Copy { dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[1]", ty: Bool }, src: StatePartIndex(32), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_1.o", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:1:1 - 21: Copy { + 19: Copy { dest: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Clock }, src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[1]", ty: Bool }, }, - 22: NotU { + 20: NotU { dest: StatePartIndex(30), // (0x1) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(24), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_0", ty: Bool }, width: 1, }, + // at: module-XXXXXXXXXX.rs:8:1 + 21: Copy { + dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_0$next", ty: Bool }, + src: StatePartIndex(30), // (0x1) SlotDebugData { name: "", ty: Bool }, + }, // at: module-XXXXXXXXXX.rs:7:1 - 23: Copy { + 22: Copy { dest: StatePartIndex(2), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[0]", ty: Bool }, src: StatePartIndex(24), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_0", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:1:1 - 24: Copy { + 23: Copy { dest: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Clock }, src: StatePartIndex(2), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[0]", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:10:1 - 25: Copy { + 24: Copy { dest: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_1.clk", ty: Clock }, src: StatePartIndex(35), // (0x0) SlotDebugData { name: "", ty: Clock }, }, // at: module-XXXXXXXXXX.rs:9:1 - 26: Copy { + 25: Copy { dest: StatePartIndex(33), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter.bit_reg_1: sw_reg).sw_reg::clk", ty: Clock }, src: StatePartIndex(31), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_1.clk", ty: Clock }, }, - // at: module-XXXXXXXXXX.rs:6:1 - 27: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_0$next", ty: Bool }, - src: StatePartIndex(24), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_0", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:8:1 - 28: Copy { - dest: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_0$next", ty: Bool }, - src: StatePartIndex(30), // (0x1) SlotDebugData { name: "", ty: Bool }, - }, // at: module-XXXXXXXXXX.rs:1:1 - 29: Const { + 26: Const { dest: StatePartIndex(28), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, value: 0x0, }, - 30: Copy { + 27: Copy { dest: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: SyncReset }, src: StatePartIndex(28), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, }, - 31: Copy { + 28: Copy { dest: StatePartIndex(26), // (0x1) SlotDebugData { name: ".clk", ty: Clock }, src: StatePartIndex(0), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::clk", ty: Clock }, }, - 32: Copy { + 29: Copy { dest: StatePartIndex(27), // (0x0) SlotDebugData { name: ".rst", ty: SyncReset }, src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: SyncReset }, }, // at: module-XXXXXXXXXX.rs:6:1 - 33: IsNonZeroDestIsSmall { + 30: IsNonZeroDestIsSmall { dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(26), // (0x1) SlotDebugData { name: ".clk", ty: Clock }, }, - 34: AndSmall { + 31: AndSmall { dest: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: StatePartIndex(0), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:1:1 - 35: Copy { + 32: Copy { dest: StatePartIndex(38), // (0x0) SlotDebugData { name: ".clk", ty: Clock }, src: StatePartIndex(40), // (0x0) SlotDebugData { name: "", ty: Clock }, }, - 36: Copy { + 33: Copy { dest: StatePartIndex(39), // (0x0) SlotDebugData { name: ".rst", ty: SyncReset }, src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: SyncReset }, }, // at: module-XXXXXXXXXX.rs:6:1 - 37: IsNonZeroDestIsSmall { + 34: IsNonZeroDestIsSmall { dest: StatePartIndex(5), // (0x0 0) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(38), // (0x0) SlotDebugData { name: ".clk", ty: Clock }, }, - 38: AndSmall { + 35: AndSmall { dest: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(5), // (0x0 0) SlotDebugData { name: "", ty: Bool }, rhs: StatePartIndex(3), // (0x1 1) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:1:1 - 39: Copy { + 36: Copy { dest: StatePartIndex(49), // (0x0) SlotDebugData { name: ".clk", ty: Clock }, src: StatePartIndex(51), // (0x0) SlotDebugData { name: "", ty: Clock }, }, - 40: Copy { + 37: Copy { dest: StatePartIndex(50), // (0x0) SlotDebugData { name: ".rst", ty: SyncReset }, src: StatePartIndex(29), // (0x0) SlotDebugData { name: "", ty: SyncReset }, }, // at: module-XXXXXXXXXX.rs:6:1 - 41: IsNonZeroDestIsSmall { + 38: IsNonZeroDestIsSmall { dest: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(49), // (0x0) SlotDebugData { name: ".clk", ty: Clock }, }, - 42: AndSmall { + 39: AndSmall { dest: StatePartIndex(7), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, rhs: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:1:1 - 43: Copy { + 40: Copy { dest: StatePartIndex(21), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[5]", ty: Bool }, }, - 44: Shl { + 41: Shl { dest: StatePartIndex(22), // (0x0) SlotDebugData { name: "", ty: UInt<6> }, lhs: StatePartIndex(21), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, rhs: 5, }, - 45: Copy { + 42: Copy { dest: StatePartIndex(18), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, src: StatePartIndex(6), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[4]", ty: Bool }, }, - 46: Shl { + 43: Shl { dest: StatePartIndex(19), // (0x0) SlotDebugData { name: "", ty: UInt<5> }, lhs: StatePartIndex(18), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, rhs: 4, }, - 47: Copy { + 44: Copy { dest: StatePartIndex(15), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, src: StatePartIndex(5), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[3]", ty: Bool }, }, - 48: Shl { + 45: Shl { dest: StatePartIndex(16), // (0x0) SlotDebugData { name: "", ty: UInt<4> }, lhs: StatePartIndex(15), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, rhs: 3, }, - 49: Copy { + 46: Copy { dest: StatePartIndex(12), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, src: StatePartIndex(4), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[2]", ty: Bool }, }, - 50: Shl { + 47: Shl { dest: StatePartIndex(13), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, lhs: StatePartIndex(12), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, rhs: 2, }, - 51: Copy { + 48: Copy { dest: StatePartIndex(9), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[1]", ty: Bool }, }, - 52: Shl { + 49: Shl { dest: StatePartIndex(10), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, lhs: StatePartIndex(9), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, rhs: 1, }, - 53: Copy { + 50: Copy { dest: StatePartIndex(8), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, src: StatePartIndex(2), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bits[0]", ty: Bool }, }, - 54: Or { + 51: Or { dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, lhs: StatePartIndex(8), // (0x0) SlotDebugData { name: "", ty: UInt<1> }, rhs: StatePartIndex(10), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, }, - 55: Or { + 52: Or { dest: StatePartIndex(14), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, lhs: StatePartIndex(11), // (0x0) SlotDebugData { name: "", ty: UInt<2> }, rhs: StatePartIndex(13), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, }, - 56: Or { + 53: Or { dest: StatePartIndex(17), // (0x0) SlotDebugData { name: "", ty: UInt<4> }, lhs: StatePartIndex(14), // (0x0) SlotDebugData { name: "", ty: UInt<3> }, rhs: StatePartIndex(16), // (0x0) SlotDebugData { name: "", ty: UInt<4> }, }, - 57: Or { + 54: Or { dest: StatePartIndex(20), // (0x0) SlotDebugData { name: "", ty: UInt<5> }, lhs: StatePartIndex(17), // (0x0) SlotDebugData { name: "", ty: UInt<4> }, rhs: StatePartIndex(19), // (0x0) SlotDebugData { name: "", ty: UInt<5> }, }, - 58: Or { + 55: Or { dest: StatePartIndex(23), // (0x0) SlotDebugData { name: "", ty: UInt<6> }, lhs: StatePartIndex(20), // (0x0) SlotDebugData { name: "", ty: UInt<5> }, rhs: StatePartIndex(22), // (0x0) SlotDebugData { name: "", ty: UInt<6> }, }, // at: module-XXXXXXXXXX.rs:5:1 - 59: Copy { + 56: Copy { dest: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::o", ty: UInt<6> }, src: StatePartIndex(23), // (0x0) SlotDebugData { name: "", ty: UInt<6> }, }, // at: module-XXXXXXXXXX.rs:6:1 - 60: BranchIfSmallZero { - target: 62, + 57: BranchIfSmallZero { + target: 59, value: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 61: Copy { + 58: Copy { dest: StatePartIndex(24), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_0", ty: Bool }, src: StatePartIndex(25), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_0$next", ty: Bool }, }, - 62: BranchIfSmallZero { - target: 64, + 59: BranchIfSmallZero { + target: 61, value: StatePartIndex(4), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 63: Copy { + 60: Copy { dest: StatePartIndex(36), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_2", ty: Bool }, src: StatePartIndex(37), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_2$next", ty: Bool }, }, - 64: BranchIfSmallZero { - target: 66, + 61: BranchIfSmallZero { + target: 63, value: StatePartIndex(7), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 65: Copy { + 62: Copy { dest: StatePartIndex(47), // (0x0) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_4", ty: Bool }, src: StatePartIndex(48), // (0x1) SlotDebugData { name: "InstantiatedModule(ripple_counter: ripple_counter).ripple_counter::bit_reg_4$next", ty: Bool }, }, - 66: XorSmallImmediate { + 63: XorSmallImmediate { dest: StatePartIndex(0), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: 0x1, }, - 67: XorSmallImmediate { + 64: XorSmallImmediate { dest: StatePartIndex(3), // (0x1 1) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(5), // (0x0 0) SlotDebugData { name: "", ty: Bool }, rhs: 0x1, }, - 68: XorSmallImmediate { + 65: XorSmallImmediate { dest: StatePartIndex(6), // (0x1 1) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(8), // (0x0 0) SlotDebugData { name: "", ty: Bool }, rhs: 0x1, }, // at: module-XXXXXXXXXX.rs:1:1 - 69: Return, + 66: Return, ], .. }, - pc: 69, + pc: 66, memory_write_log: [], memories: StatePart { value: [], diff --git a/crates/fayalite/tests/sim/expected/ripple_counter.vcd b/crates/fayalite/tests/sim/expected/ripple_counter.vcd index b800282..550205f 100644 --- a/crates/fayalite/tests/sim/expected/ripple_counter.vcd +++ b/crates/fayalite/tests/sim/expected/ripple_counter.vcd @@ -1,1443 +1,1713 @@ $timescale 1 ps $end $scope module ripple_counter $end -$var wire 1 IR0qP clk $end -$var wire 6 f0Cen o $end +$var wire 1 ! clk $end +$var wire 6 " o $end $scope struct bits $end -$var wire 1 -$(J- \[0] $end -$var wire 1 (3), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::q", ty: Bool }, src: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg3", ty: Bool }, }, - // at: module-XXXXXXXXXX.rs:11:1 + // at: module-XXXXXXXXXX.rs:12:1 1: Copy { dest: StatePartIndex(12), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg3$next", ty: Bool }, - src: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg3", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:12:1 - 2: Copy { - dest: StatePartIndex(12), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg3$next", ty: Bool }, - src: StatePartIndex(9), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg2", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:9:1 - 3: Copy { - dest: StatePartIndex(10), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg2$next", ty: Bool }, src: StatePartIndex(9), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg2", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:10:1 - 4: Copy { + 2: Copy { dest: StatePartIndex(10), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg2$next", ty: Bool }, src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg1", ty: Bool }, }, - // at: module-XXXXXXXXXX.rs:7:1 - 5: Copy { - dest: StatePartIndex(8), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg1$next", ty: Bool }, - src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg1", ty: Bool }, - }, // at: module-XXXXXXXXXX.rs:8:1 - 6: Copy { + 3: Copy { dest: StatePartIndex(8), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg1$next", ty: Bool }, src: StatePartIndex(4), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg0", ty: Bool }, }, + // at: module-XXXXXXXXXX.rs:6:1 + 4: Copy { + dest: StatePartIndex(5), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg0$next", ty: Bool }, + src: StatePartIndex(2), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::d", ty: Bool }, + }, // at: module-XXXXXXXXXX.rs:5:1 - 7: IsNonZeroDestIsSmall { + 5: IsNonZeroDestIsSmall { dest: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::cd.rst", ty: SyncReset }, }, - 8: IsNonZeroDestIsSmall { + 6: IsNonZeroDestIsSmall { dest: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, src: StatePartIndex(0), // (0x1) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::cd.clk", ty: Clock }, }, - 9: AndSmall { + 7: AndSmall { dest: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: StatePartIndex(0), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 10: Copy { - dest: StatePartIndex(5), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg0$next", ty: Bool }, - src: StatePartIndex(4), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg0", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:6:1 - 11: Copy { - dest: StatePartIndex(5), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg0$next", ty: Bool }, - src: StatePartIndex(2), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::d", ty: Bool }, - }, // at: module-XXXXXXXXXX.rs:1:1 - 12: Const { + 8: Const { dest: StatePartIndex(6), // (0x0) SlotDebugData { name: "", ty: Bool }, value: 0x0, }, // at: module-XXXXXXXXXX.rs:5:1 - 13: BranchIfSmallZero { - target: 18, + 9: BranchIfSmallZero { + target: 14, value: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 14: BranchIfSmallNonZero { - target: 17, + 10: BranchIfSmallNonZero { + target: 13, value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 15: Copy { + 11: Copy { dest: StatePartIndex(4), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg0", ty: Bool }, src: StatePartIndex(5), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg0$next", ty: Bool }, }, - 16: Branch { - target: 18, + 12: Branch { + target: 14, }, - 17: Copy { + 13: Copy { dest: StatePartIndex(4), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg0", ty: Bool }, src: StatePartIndex(6), // (0x0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:7:1 - 18: BranchIfSmallZero { - target: 23, + 14: BranchIfSmallZero { + target: 19, value: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 19: BranchIfSmallNonZero { - target: 22, + 15: BranchIfSmallNonZero { + target: 18, value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 20: Copy { + 16: Copy { dest: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg1", ty: Bool }, src: StatePartIndex(8), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg1$next", ty: Bool }, }, - 21: Branch { - target: 23, + 17: Branch { + target: 19, }, - 22: Copy { + 18: Copy { dest: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg1", ty: Bool }, src: StatePartIndex(6), // (0x0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:9:1 - 23: BranchIfSmallZero { - target: 28, + 19: BranchIfSmallZero { + target: 24, value: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 24: BranchIfSmallNonZero { - target: 27, + 20: BranchIfSmallNonZero { + target: 23, value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 25: Copy { + 21: Copy { dest: StatePartIndex(9), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg2", ty: Bool }, src: StatePartIndex(10), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg2$next", ty: Bool }, }, - 26: Branch { - target: 28, + 22: Branch { + target: 24, }, - 27: Copy { + 23: Copy { dest: StatePartIndex(9), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg2", ty: Bool }, src: StatePartIndex(6), // (0x0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:11:1 - 28: BranchIfSmallZero { - target: 33, + 24: BranchIfSmallZero { + target: 29, value: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 29: BranchIfSmallNonZero { - target: 32, + 25: BranchIfSmallNonZero { + target: 28, value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 30: Copy { + 26: Copy { dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg3", ty: Bool }, src: StatePartIndex(12), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg3$next", ty: Bool }, }, - 31: Branch { - target: 33, + 27: Branch { + target: 29, }, - 32: Copy { + 28: Copy { dest: StatePartIndex(11), // (0x0) SlotDebugData { name: "InstantiatedModule(shift_register: shift_register).shift_register::reg3", ty: Bool }, src: StatePartIndex(6), // (0x0) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:5:1 - 33: XorSmallImmediate { + 29: XorSmallImmediate { dest: StatePartIndex(0), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: 0x1, }, // at: module-XXXXXXXXXX.rs:1:1 - 34: Return, + 30: Return, ], .. }, - pc: 34, + pc: 30, memory_write_log: [], memories: StatePart { value: [], diff --git a/crates/fayalite/tests/sim/expected/shift_register.vcd b/crates/fayalite/tests/sim/expected/shift_register.vcd index e717ec8..26726eb 100644 --- a/crates/fayalite/tests/sim/expected/shift_register.vcd +++ b/crates/fayalite/tests/sim/expected/shift_register.vcd @@ -1,193 +1,193 @@ $timescale 1 ps $end $scope module shift_register $end $scope struct cd $end -$var wire 1 ," \[2] $end +$var wire 8 $ \[0] $end +$var wire 8 % \[1] $end +$var wire 8 & \[2] $end $upscope $end $upscope $end $enddefinitions $end $dumpvars -0Xz8w) -0GIFRf -0OJ`bb -b0 G!R[n -b0 (H=Za -b0 Q7>," +0! +0" +0# +b0 $ +b0 % +b0 & $end #1000000 -1Xz8w) -b1 G!R[n +1! +b1 $ #2000000 -0Xz8w) +0! #3000000 -1Xz8w) +1! #4000000 -0Xz8w) +0! #5000000 -1Xz8w) +1! #6000000 -0Xz8w) +0! #7000000 -1Xz8w) +1! #8000000 -0Xz8w) +0! #9000000 -1Xz8w) +1! #10000000 -0Xz8w) +0! #11000000 -1Xz8w) +1! #12000000 -0Xz8w) +0! #13000000 -1Xz8w) +1! #14000000 -0Xz8w) +0! #15000000 -1GIFRf -b1 (H=Za +1" +b1 % #16000000 -0GIFRf +0" #17000000 -1Xz8w) +1! #18000000 -0Xz8w) +0! #19000000 -1Xz8w) +1! #20000000 -0Xz8w) +0! #21000000 -1Xz8w) +1! #22000000 -0Xz8w) +0! #23000000 -1OJ`bb -b1 Q7>," +1# +b1 & #24000000 -0OJ`bb +0# #25000000 -1Xz8w) -b10 G!R[n +1! +b10 $ #26000000 -0Xz8w) +0! #27000000 -1Xz8w) +1! #28000000 -0Xz8w) +0! #29000000 -1GIFRf -b10 (H=Za +1" +b10 % #30000000 -0GIFRf +0" #31000000 -1Xz8w) +1! #32000000 -0Xz8w) +0! #33000000 -1Xz8w) +1! #34000000 -0Xz8w) +0! #35000000 -1Xz8w) +1! #36000000 -0Xz8w) +0! #37000000 -1GIFRf +1" #38000000 -0GIFRf +0" #39000000 -1GIFRf +1" #40000000 -0GIFRf +0" #41000000 -1Xz8w) +1! #42000000 -0Xz8w) +0! #43000000 -1Xz8w) +1! #44000000 -0Xz8w) +0! #45000000 -1GIFRf +1" #46000000 -0GIFRf +0" #47000000 -1OJ`bb -b10 Q7>," +1# +b10 & #48000000 -0OJ`bb +0# #49000000 -1Xz8w) -b11 G!R[n +1! +b11 $ #50000000 -0Xz8w) +0! #51000000 -1Xz8w) +1! #52000000 -0Xz8w) +0! #53000000 -1OJ`bb -b11 Q7>," +1# +b11 & #54000000 -0OJ`bb +0# #55000000 -1Xz8w) +1! #56000000 -0Xz8w) +0! #57000000 -1Xz8w) +1! #58000000 -0Xz8w) +0! #59000000 -1Xz8w) +1! #60000000 -0Xz8w) +0! #61000000 -1OJ`bb +1# #62000000 -0OJ`bb +0# #63000000 -1GIFRf -b11 (H=Za +1" +b11 % #64000000 -0GIFRf +0" #65000000 -1Xz8w) -b100 G!R[n +1! +b100 $ #66000000 -0Xz8w) +0! #67000000 -1Xz8w) +1! #68000000 -0Xz8w) +0! #69000000 -1OJ`bb -b100 Q7>," +1# +b100 & #70000000 -0OJ`bb +0# #71000000 -1OJ`bb +1# #72000000 -0OJ`bb +0# #73000000 -1Xz8w) +1! #74000000 -0Xz8w) +0! #75000000 -1GIFRf -b100 (H=Za +1" +b100 % #76000000 -0GIFRf +0" #77000000 -1Xz8w) -b101 G!R[n +1! +b101 $ #78000000 -0Xz8w) +0! #79000000 -1Xz8w) +1! #80000000 -0Xz8w) +0! #81000000 -1Xz8w) +1! #82000000 -0Xz8w) +0! #83000000 -1GIFRf -b101 (H=Za +1" +b101 % #84000000 -0GIFRf +0" #85000000 -1Xz8w) +1! #86000000 -0Xz8w) +0! #87000000 -1GIFRf +1" #88000000 -0GIFRf +0" #89000000 -1Xz8w) +1! #90000000 -0Xz8w) +0! #91000000 -1GIFRf +1" #92000000 -0GIFRf +0" #93000000 -1Xz8w) +1! #94000000 -0Xz8w) +0! #95000000 -1OJ`bb -b101 Q7>," +1# +b101 & #96000000 -0OJ`bb +0# #97000000 -1Xz8w) -b110 G!R[n +1! +b110 $ #98000000 -0Xz8w) +0! #99000000 -1GIFRf -b110 (H=Za +1" +b110 % #100000000 -0GIFRf +0" #101000000 -1GIFRf +1" #102000000 -0GIFRf +0" #103000000 -1Xz8w) +1! #104000000 -0Xz8w) +0! #105000000 -1Xz8w) +1! #106000000 -0Xz8w) +0! #107000000 -1GIFRf +1" #108000000 -0GIFRf +0" #109000000 -1GIFRf +1" #110000000 -0GIFRf +0" #111000000 -1GIFRf +1" #112000000 -0GIFRf +0" #113000000 -1Xz8w) +1! #114000000 -0Xz8w) +0! #115000000 -1GIFRf +1" #116000000 -0GIFRf +0" #117000000 -1GIFRf +1" #118000000 -0GIFRf +0" #119000000 -1OJ`bb -b110 Q7>," +1# +b110 & #120000000 -0OJ`bb +0# #121000000 -1Xz8w) -b111 G!R[n +1! +b111 $ #122000000 -0Xz8w) +0! #123000000 -1GIFRf -b111 (H=Za +1" +b111 % #124000000 -0GIFRf +0" #125000000 -1OJ`bb -b111 Q7>," +1# +b111 & #126000000 -0OJ`bb +0# #127000000 -1Xz8w) -b1000 G!R[n +1! +b1000 $ #128000000 -0Xz8w) +0! #129000000 -1Xz8w) +1! #130000000 -0Xz8w) +0! #131000000 -1GIFRf -b1000 (H=Za +1" +b1000 % #132000000 -0GIFRf +0" #133000000 -1OJ`bb -b1000 Q7>," +1# +b1000 & #134000000 -0OJ`bb +0# #135000000 -1GIFRf -b1001 (H=Za +1" +b1001 % #136000000 -0GIFRf +0" #137000000 -1Xz8w) -b1001 G!R[n +1! +b1001 $ #138000000 -0Xz8w) +0! #139000000 -1GIFRf +1" #140000000 -0GIFRf +0" #141000000 -1OJ`bb -b1001 Q7>," +1# +b1001 & #142000000 -0OJ`bb +0# #143000000 -1OJ`bb -b1010 Q7>," +1# +b1010 & #144000000 -0OJ`bb +0# #145000000 -1Xz8w) -b1010 G!R[n +1! +b1010 $ #146000000 -0Xz8w) +0! #147000000 -1OJ`bb +1# #148000000 -0OJ`bb +0# #149000000 -1Xz8w) +1! #150000000 -0Xz8w) +0! #151000000 -1Xz8w) +1! #152000000 -0Xz8w) +0! #153000000 -1Xz8w) +1! #154000000 -0Xz8w) +0! #155000000 -1OJ`bb +1# #156000000 -0OJ`bb +0# #157000000 -1Xz8w) +1! #158000000 -0Xz8w) +0! #159000000 -1GIFRf -b1010 (H=Za +1" +b1010 % #160000000 -0GIFRf +0" #161000000 -1Xz8w) -b1011 G!R[n +1! +b1011 $ #162000000 -0Xz8w) +0! #163000000 -1OJ`bb -b1011 Q7>," +1# +b1011 & #164000000 -0OJ`bb +0# #165000000 -1Xz8w) +1! #166000000 -0Xz8w) +0! #167000000 -1OJ`bb +1# #168000000 -0OJ`bb +0# #169000000 -1Xz8w) +1! #170000000 -0Xz8w) +0! #171000000 -1OJ`bb +1# #172000000 -0OJ`bb +0# #173000000 -1GIFRf -b1011 (H=Za +1" +b1011 % #174000000 -0GIFRf +0" #175000000 -1Xz8w) -b1100 G!R[n +1! +b1100 $ #176000000 -0Xz8w) +0! #177000000 -1Xz8w) +1! #178000000 -0Xz8w) +0! #179000000 -1OJ`bb -b1100 Q7>," +1# +b1100 & #180000000 -0OJ`bb +0# #181000000 -1GIFRf -b1100 (H=Za +1" +b1100 % #182000000 -0GIFRf +0" #183000000 -1GIFRf -b1101 (H=Za +1" +b1101 % #184000000 -0GIFRf +0" #185000000 -1Xz8w) -b1101 G!R[n +1! +b1101 $ #186000000 -0Xz8w) +0! #187000000 -1OJ`bb -b1101 Q7>," +1# +b1101 & #188000000 -0OJ`bb +0# #189000000 -1GIFRf -b1110 (H=Za +1" +b1110 % #190000000 -0GIFRf +0" #191000000 -1OJ`bb -b1110 Q7>," +1# +b1110 & #192000000 -0OJ`bb +0# #193000000 -1Xz8w) -b1110 G!R[n +1! +b1110 $ #194000000 -0Xz8w) +0! #195000000 -1OJ`bb -b1111 Q7>," +1# +b1111 & #196000000 -0OJ`bb +0# #197000000 -1OJ`bb +1# #198000000 -0OJ`bb +0# #199000000 -1Xz8w) -b1111 G!R[n +1! +b1111 $ #200000000 -0Xz8w) +0! #201000000 -1Xz8w) +1! #202000000 -0Xz8w) +0! #203000000 -1OJ`bb +1# #204000000 -0OJ`bb +0# #205000000 -1OJ`bb +1# #206000000 -0OJ`bb +0# #207000000 -1GIFRf -b1111 (H=Za +1" +b1111 % #208000000 -0GIFRf +0" #209000000 -1Xz8w) -b10000 G!R[n +1! +b10000 $ #210000000 -0Xz8w) +0! #211000000 -1OJ`bb -b10000 Q7>," +1# +b10000 & #212000000 -0OJ`bb +0# #213000000 -1OJ`bb +1# #214000000 -0OJ`bb +0# #215000000 -1OJ`bb +1# #216000000 -0OJ`bb +0# #217000000 -1GIFRf -b10000 (H=Za +1" +b10000 % #218000000 -0GIFRf +0" #219000000 -1Xz8w) -b10001 G!R[n +1! +b10001 $ #220000000 -0Xz8w) +0! #221000000 -1Xz8w) +1! #222000000 -0Xz8w) +0! #223000000 -1Xz8w) +1! #224000000 -0Xz8w) +0! #225000000 -1GIFRf -b10001 (H=Za +1" +b10001 % #226000000 -0GIFRf +0" #227000000 -1Xz8w) +1! #228000000 -0Xz8w) +0! #229000000 -1Xz8w) +1! #230000000 -0Xz8w) +0! #231000000 -1GIFRf +1" #232000000 -0GIFRf +0" #233000000 -1GIFRf +1" #234000000 -0GIFRf +0" #235000000 -1Xz8w) +1! #236000000 -0Xz8w) +0! #237000000 -1Xz8w) +1! #238000000 -0Xz8w) +0! #239000000 -1OJ`bb -b10001 Q7>," +1# +b10001 & #240000000 -0OJ`bb +0# #241000000 -1GIFRf -b10010 (H=Za +1" +b10010 % #242000000 -0GIFRf +0" #243000000 -1Xz8w) -b10010 G!R[n +1! +b10010 $ #244000000 -0Xz8w) +0! #245000000 -1GIFRf +1" #246000000 -0GIFRf +0" #247000000 -1Xz8w) +1! #248000000 -0Xz8w) +0! #249000000 -1GIFRf +1" #250000000 -0GIFRf +0" #251000000 -1Xz8w) +1! #252000000 -0Xz8w) +0! #253000000 -1GIFRf +1" #254000000 -0GIFRf +0" #255000000 -1GIFRf +1" #256000000 -0GIFRf +0" #257000000 -1GIFRf +1" #258000000 -0GIFRf +0" #259000000 -1Xz8w) +1! #260000000 -0Xz8w) +0! #261000000 -1GIFRf +1" #262000000 -0GIFRf +0" #263000000 -1OJ`bb -b10010 Q7>," +1# +b10010 & #264000000 -0OJ`bb +0# #265000000 -1GIFRf -b10011 (H=Za +1" +b10011 % #266000000 -0GIFRf +0" #267000000 -1Xz8w) -b10011 G!R[n +1! +b10011 $ #268000000 -0Xz8w) +0! #269000000 -1OJ`bb -b10011 Q7>," +1# +b10011 & #270000000 -0OJ`bb +0# #271000000 -1Xz8w) -b10100 G!R[n +1! +b10100 $ #272000000 -0Xz8w) +0! #273000000 -1GIFRf -b10100 (H=Za +1" +b10100 % #274000000 -0GIFRf +0" #275000000 -1Xz8w) +1! #276000000 -0Xz8w) +0! #277000000 -1OJ`bb -b10100 Q7>," +1# +b10100 & #278000000 -0OJ`bb +0# #279000000 -1GIFRf -b10101 (H=Za +1" +b10101 % #280000000 -0GIFRf +0" #281000000 -1GIFRf +1" #282000000 -0GIFRf +0" #283000000 -1Xz8w) -b10101 G!R[n +1! +b10101 $ #284000000 -0Xz8w) +0! #285000000 -1OJ`bb -b10101 Q7>," +1# +b10101 & #286000000 -0OJ`bb +0# #287000000 -1OJ`bb -b10110 Q7>," +1# +b10110 & #288000000 -0OJ`bb +0# #289000000 -1GIFRf -b10110 (H=Za +1" +b10110 % #290000000 -0GIFRf +0" #291000000 -1GIFRf +1" #292000000 -0GIFRf +0" #293000000 -1Xz8w) -b10110 G!R[n +1! +b10110 $ #294000000 -0Xz8w) +0! #295000000 -1Xz8w) -b10111 G!R[n +1! +b10111 $ #296000000 -0Xz8w) +0! #297000000 -1GIFRf -b10111 (H=Za +1" +b10111 % #298000000 -0GIFRf +0" #299000000 -1GIFRf +1" #300000000 -0GIFRf +0" #301000000 -1Xz8w) +1! #302000000 -0Xz8w) +0! #303000000 -1GIFRf +1" #304000000 -0GIFRf +0" #305000000 -1GIFRf +1" #306000000 -0GIFRf +0" #307000000 -1GIFRf +1" #308000000 -0GIFRf +0" #309000000 -1Xz8w) +1! #310000000 -0Xz8w) +0! #311000000 -1OJ`bb -b10111 Q7>," +1# +b10111 & #312000000 -0OJ`bb +0# #313000000 -1GIFRf -b11000 (H=Za +1" +b11000 % #314000000 -0GIFRf +0" #315000000 -1GIFRf +1" #316000000 -0GIFRf +0" #317000000 -1GIFRf +1" #318000000 -0GIFRf +0" #319000000 -1Xz8w) -b11000 G!R[n +1! +b11000 $ #320000000 -0Xz8w) +0! #321000000 -1GIFRf +1" #322000000 -0GIFRf +0" #323000000 -1GIFRf +1" #324000000 -0GIFRf +0" #325000000 -1GIFRf +1" #326000000 -0GIFRf +0" #327000000 -1GIFRf +1" #328000000 -0GIFRf +0" #329000000 -1GIFRf +1" #330000000 -0GIFRf +0" #331000000 -1GIFRf +1" #332000000 -0GIFRf +0" #333000000 -1GIFRf +1" #334000000 -0GIFRf +0" #335000000 -1OJ`bb -b11000 Q7>," +1# +b11000 & #336000000 -0OJ`bb +0# #337000000 -1GIFRf -b11001 (H=Za +1" +b11001 % #338000000 -0GIFRf +0" #339000000 -1GIFRf +1" #340000000 -0GIFRf +0" #341000000 -1OJ`bb -b11001 Q7>," +1# +b11001 & #342000000 -0OJ`bb +0# #343000000 -1Xz8w) -b11001 G!R[n +1! +b11001 $ #344000000 -0Xz8w) +0! #345000000 -1GIFRf -b11010 (H=Za +1" +b11010 % #346000000 -0GIFRf +0" #347000000 -1GIFRf +1" #348000000 -0GIFRf +0" #349000000 -1OJ`bb -b11010 Q7>," +1# +b11010 & #350000000 -0OJ`bb +0# #351000000 -1GIFRf +1" #352000000 -0GIFRf +0" #353000000 -1GIFRf +1" #354000000 -0GIFRf +0" #355000000 -1GIFRf +1" #356000000 -0GIFRf +0" #357000000 -1OJ`bb +1# #358000000 -0OJ`bb +0# #359000000 -1OJ`bb +1# #360000000 -0OJ`bb +0# #361000000 -1GIFRf +1" #362000000 -0GIFRf +0" #363000000 -1OJ`bb +1# #364000000 -0OJ`bb +0# #365000000 -1Xz8w) -b11010 G!R[n +1! +b11010 $ #366000000 -0Xz8w) +0! #367000000 -1Xz8w) -b11011 G!R[n +1! +b11011 $ #368000000 -0Xz8w) +0! #369000000 -1GIFRf -b11011 (H=Za +1" +b11011 % #370000000 -0GIFRf +0" #371000000 -1OJ`bb -b11011 Q7>," +1# +b11011 & #372000000 -0OJ`bb +0# #373000000 -1Xz8w) -b11100 G!R[n +1! +b11100 $ #374000000 -0Xz8w) +0! #375000000 -1GIFRf -b11100 (H=Za +1" +b11100 % #376000000 -0GIFRf +0" #377000000 -1GIFRf +1" #378000000 -0GIFRf +0" #379000000 -1OJ`bb -b11100 Q7>," +1# +b11100 & #380000000 -0OJ`bb +0# #381000000 -1Xz8w) -b11101 G!R[n +1! +b11101 $ #382000000 -0Xz8w) +0! #383000000 -1OJ`bb -b11101 Q7>," +1# +b11101 & #384000000 -0OJ`bb +0# #385000000 -1GIFRf -b11101 (H=Za +1" +b11101 % #386000000 -0GIFRf +0" #387000000 -1OJ`bb -b11110 Q7>," +1# +b11110 & #388000000 -0OJ`bb +0# #389000000 -1GIFRf -b11110 (H=Za +1" +b11110 % #390000000 -0GIFRf +0" #391000000 -1Xz8w) -b11110 G!R[n +1! +b11110 $ #392000000 -0Xz8w) +0! #393000000 -1GIFRf -b11111 (H=Za +1" +b11111 % #394000000 -0GIFRf +0" #395000000 -1OJ`bb -b11111 Q7>," +1# +b11111 & #396000000 -0OJ`bb +0# #397000000 -1GIFRf +1" #398000000 -0GIFRf +0" #399000000 -1GIFRf +1" #400000000 -0GIFRf +0" #401000000 -1GIFRf +1" #402000000 -0GIFRf +0" #403000000 -1OJ`bb +1# #404000000 -0OJ`bb +0# #405000000 -1GIFRf +1" #406000000 -0GIFRf +0" #407000000 -1OJ`bb +1# #408000000 -0OJ`bb +0# #409000000 -1GIFRf +1" #410000000 -0GIFRf +0" #411000000 -1OJ`bb +1# #412000000 -0OJ`bb +0# #413000000 -1OJ`bb +1# #414000000 -0OJ`bb +0# #415000000 -1Xz8w) -b11111 G!R[n +1! +b11111 $ #416000000 -0Xz8w) +0! #417000000 -1GIFRf -b100000 (H=Za +1" +b100000 % #418000000 -0GIFRf +0" #419000000 -1OJ`bb -b100000 Q7>," +1# +b100000 & #420000000 -0OJ`bb +0# #421000000 -1OJ`bb +1# #422000000 -0OJ`bb +0# #423000000 -1GIFRf +1" #424000000 -0GIFRf +0" #425000000 -1GIFRf +1" #426000000 -0GIFRf +0" #427000000 -1OJ`bb +1# #428000000 -0OJ`bb +0# #429000000 -1OJ`bb +1# #430000000 -0OJ`bb +0# #431000000 -1OJ`bb +1# #432000000 -0OJ`bb +0# #433000000 -1OJ`bb +1# #434000000 -0OJ`bb +0# #435000000 -1Xz8w) -b100000 G!R[n +1! +b100000 $ #436000000 -0Xz8w) +0! #437000000 -1Xz8w) -b100001 G!R[n +1! +b100001 $ #438000000 -0Xz8w) +0! #439000000 -1Xz8w) +1! #440000000 -0Xz8w) +0! #441000000 -1OJ`bb -b100001 Q7>," +1# +b100001 & #442000000 -0OJ`bb +0# #443000000 -1Xz8w) +1! #444000000 -0Xz8w) +0! #445000000 -1Xz8w) +1! #446000000 -0Xz8w) +0! #447000000 -1GIFRf -b100001 (H=Za +1" +b100001 % #448000000 -0GIFRf +0" #449000000 -1OJ`bb -b100010 Q7>," +1# +b100010 & #450000000 -0OJ`bb +0# #451000000 -1Xz8w) -b100010 G!R[n +1! +b100010 $ #452000000 -0Xz8w) +0! #453000000 -1Xz8w) +1! #454000000 -0Xz8w) +0! #455000000 -1OJ`bb +1# #456000000 -0OJ`bb +0# #457000000 -1OJ`bb +1# #458000000 -0OJ`bb +0# #459000000 -1Xz8w) +1! #460000000 -0Xz8w) +0! #461000000 -1GIFRf -b100010 (H=Za +1" +b100010 % #462000000 -0GIFRf +0" #463000000 -1Xz8w) -b100011 G!R[n +1! +b100011 $ #464000000 -0Xz8w) +0! #465000000 -1OJ`bb -b100011 Q7>," +1# +b100011 & #466000000 -0OJ`bb +0# #467000000 -1Xz8w) +1! #468000000 -0Xz8w) +0! #469000000 -1GIFRf -b100011 (H=Za +1" +b100011 % #470000000 -0GIFRf +0" #471000000 -1GIFRf -b100100 (H=Za +1" +b100100 % #472000000 -0GIFRf +0" #473000000 -1OJ`bb -b100100 Q7>," +1# +b100100 & #474000000 -0OJ`bb +0# #475000000 -1Xz8w) -b100100 G!R[n +1! +b100100 $ #476000000 -0Xz8w) +0! #477000000 -1GIFRf -b100101 (H=Za +1" +b100101 % #478000000 -0GIFRf +0" #479000000 -1OJ`bb -b100101 Q7>," +1# +b100101 & #480000000 -0OJ`bb +0# #481000000 -1OJ`bb +1# #482000000 -0OJ`bb +0# #483000000 -1Xz8w) -b100101 G!R[n +1! +b100101 $ #484000000 -0Xz8w) +0! #485000000 -1OJ`bb -b100110 Q7>," +1# +b100110 & #486000000 -0OJ`bb +0# #487000000 -1Xz8w) -b100110 G!R[n +1! +b100110 $ #488000000 -0Xz8w) +0! #489000000 -1OJ`bb +1# #490000000 -0OJ`bb +0# #491000000 -1Xz8w) +1! #492000000 -0Xz8w) +0! #493000000 -1OJ`bb +1# #494000000 -0OJ`bb +0# #495000000 -1GIFRf -b100110 (H=Za +1" +b100110 % #496000000 -0GIFRf +0" #497000000 -1OJ`bb -b100111 Q7>," +1# +b100111 & #498000000 -0OJ`bb +0# #499000000 -1Xz8w) -b100111 G!R[n +1! +b100111 $ #500000000 -0Xz8w) +0! #501000000 -1OJ`bb +1# #502000000 -0OJ`bb +0# #503000000 -1OJ`bb +1# #504000000 -0OJ`bb +0# #505000000 -1OJ`bb +1# #506000000 -0OJ`bb +0# #507000000 -1GIFRf -b100111 (H=Za +1" +b100111 % #508000000 -0GIFRf +0" #509000000 -1Xz8w) -b101000 G!R[n +1! +b101000 $ #510000000 -0Xz8w) +0! #511000000 -1Xz8w) +1! #512000000 -0Xz8w) +0! #513000000 -1OJ`bb -b101000 Q7>," +1# +b101000 & #514000000 -0OJ`bb +0# #515000000 -1GIFRf -b101000 (H=Za +1" +b101000 % #516000000 -0GIFRf +0" #517000000 -1Xz8w) -b101001 G!R[n +1! +b101001 $ #518000000 -0Xz8w) +0! #519000000 -1GIFRf -b101001 (H=Za +1" +b101001 % #520000000 -0GIFRf +0" #521000000 -1OJ`bb -b101001 Q7>," +1# +b101001 & #522000000 -0OJ`bb +0# #523000000 -1GIFRf -b101010 (H=Za +1" +b101010 % #524000000 -0GIFRf +0" #525000000 -1Xz8w) -b101010 G!R[n +1! +b101010 $ #526000000 -0Xz8w) +0! #527000000 -1OJ`bb -b101010 Q7>," +1# +b101010 & #528000000 -0OJ`bb +0# #529000000 -1OJ`bb -b101011 Q7>," +1# +b101011 & #530000000 -0OJ`bb +0# #531000000 -1GIFRf -b101011 (H=Za +1" +b101011 % #532000000 -0GIFRf +0" #533000000 -1GIFRf +1" #534000000 -0GIFRf +0" #535000000 -1Xz8w) -b101011 G!R[n +1! +b101011 $ #536000000 -0Xz8w) +0! #537000000 -1OJ`bb -b101100 Q7>," +1# +b101100 & #538000000 -0OJ`bb +0# #539000000 -1GIFRf -b101100 (H=Za +1" +b101100 % #540000000 -0GIFRf +0" #541000000 -1GIFRf +1" #542000000 -0GIFRf +0" #543000000 -1GIFRf +1" #544000000 -0GIFRf +0" #545000000 -1OJ`bb +1# #546000000 -0OJ`bb +0# #547000000 -1GIFRf +1" #548000000 -0GIFRf +0" #549000000 -1GIFRf +1" #550000000 -0GIFRf +0" #551000000 -1OJ`bb +1# #552000000 -0OJ`bb +0# #553000000 -1OJ`bb +1# #554000000 -0OJ`bb +0# #555000000 -1GIFRf +1" #556000000 -0GIFRf +0" #557000000 -1OJ`bb +1# #558000000 -0OJ`bb +0# #559000000 -1Xz8w) -b101100 G!R[n +1! +b101100 $ #560000000 -0Xz8w) +0! #561000000 -1OJ`bb -b101101 Q7>," +1# +b101101 & #562000000 -0OJ`bb +0# #563000000 -1GIFRf -b101101 (H=Za +1" +b101101 % #564000000 -0GIFRf +0" #565000000 -1OJ`bb +1# #566000000 -0OJ`bb +0# #567000000 -1GIFRf +1" #568000000 -0GIFRf +0" #569000000 -1OJ`bb +1# #570000000 -0OJ`bb +0# #571000000 -1GIFRf +1" #572000000 -0GIFRf +0" #573000000 -1OJ`bb +1# #574000000 -0OJ`bb +0# #575000000 -1OJ`bb +1# #576000000 -0OJ`bb +0# #577000000 -1OJ`bb +1# #578000000 -0OJ`bb +0# #579000000 -1OJ`bb +1# #580000000 -0OJ`bb +0# #581000000 -1Xz8w) -b101101 G!R[n +1! +b101101 $ #582000000 -0Xz8w) +0! #583000000 -1Xz8w) -b101110 G!R[n +1! +b101110 $ #584000000 -0Xz8w) +0! #585000000 -1OJ`bb -b101110 Q7>," +1# +b101110 & #586000000 -0OJ`bb +0# #587000000 -1OJ`bb +1# #588000000 -0OJ`bb +0# #589000000 -1Xz8w) +1! #590000000 -0Xz8w) +0! #591000000 -1GIFRf -b101110 (H=Za +1" +b101110 % #592000000 -0GIFRf +0" #593000000 -1OJ`bb -b101111 Q7>," +1# +b101111 & #594000000 -0OJ`bb +0# #595000000 -1OJ`bb +1# #596000000 -0OJ`bb +0# #597000000 -1Xz8w) -b101111 G!R[n +1! +b101111 $ #598000000 -0Xz8w) +0! #599000000 -1OJ`bb +1# #600000000 -0OJ`bb +0# #601000000 -1OJ`bb +1# #602000000 -0OJ`bb +0# #603000000 -1OJ`bb +1# #604000000 -0OJ`bb +0# #605000000 -1GIFRf -b101111 (H=Za +1" +b101111 % #606000000 -0GIFRf +0" #607000000 -1Xz8w) -b110000 G!R[n +1! +b110000 $ #608000000 -0Xz8w) +0! #609000000 -1OJ`bb -b110000 Q7>," +1# +b110000 & #610000000 -0OJ`bb +0# #611000000 -1OJ`bb +1# #612000000 -0OJ`bb +0# #613000000 -1GIFRf -b110000 (H=Za +1" +b110000 % #614000000 -0GIFRf +0" #615000000 -1GIFRf -b110001 (H=Za +1" +b110001 % #616000000 -0GIFRf +0" #617000000 -1OJ`bb -b110001 Q7>," +1# +b110001 & #618000000 -0OJ`bb +0# #619000000 -1OJ`bb +1# #620000000 -0OJ`bb +0# #621000000 -1GIFRf +1" #622000000 -0GIFRf +0" #623000000 -1OJ`bb +1# #624000000 -0OJ`bb +0# #625000000 -1OJ`bb +1# #626000000 -0OJ`bb +0# #627000000 -1OJ`bb +1# #628000000 -0OJ`bb +0# #629000000 -1OJ`bb +1# #630000000 -0OJ`bb +0# #631000000 -1Xz8w) -b110001 G!R[n +1! +b110001 $ #632000000 -0Xz8w) +0! #633000000 -1OJ`bb -b110010 Q7>," +1# +b110010 & #634000000 -0OJ`bb +0# #635000000 -1OJ`bb +1# #636000000 -0OJ`bb +0# #637000000 -1OJ`bb +1# #638000000 -0OJ`bb +0# #639000000 -1GIFRf -b110010 (H=Za +1" +b110010 % #640000000 -0GIFRf +0" #641000000 -1OJ`bb +1# #642000000 -0OJ`bb +0# #643000000 -1OJ`bb +1# #644000000 -0OJ`bb +0# #645000000 -1OJ`bb +1# #646000000 -0OJ`bb +0# #647000000 -1OJ`bb +1# #648000000 -0OJ`bb +0# diff --git a/crates/fayalite/tests/sim/expected/sim_fork_join_scope.vcd b/crates/fayalite/tests/sim/expected/sim_fork_join_scope.vcd index cb7bac4..555e83e 100644 --- a/crates/fayalite/tests/sim/expected/sim_fork_join_scope.vcd +++ b/crates/fayalite/tests/sim/expected/sim_fork_join_scope.vcd @@ -1,1467 +1,1467 @@ $timescale 1 ps $end $scope module sim_fork_join_scope $end $scope struct clocks $end -$var wire 1 `,lzL \[0] $end -$var wire 1 SA$wv \[1] $end -$var wire 1 (9), // (0x0) SlotDebugData { name: "", ty: Bool }, value: 0x0, }, + // at: module-XXXXXXXXXX.rs:17:1 + 7: Copy { + dest: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1_empty$next", ty: Bool }, + src: StatePartIndex(9), // (0x0) SlotDebugData { name: "", ty: Bool }, + }, + // at: module-XXXXXXXXXX.rs:16:1 + 8: CloneSimOnly { + dest: StatePartIndex(9), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1$next", ty: SimOnly>> }, + src: StatePartIndex(0), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::inp", ty: SimOnly>> }, + }, // at: module-XXXXXXXXXX.rs:12:1 - 7: CloneSimOnly { + 9: CloneSimOnly { dest: StatePartIndex(1), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::out1", ty: SimOnly>> }, src: StatePartIndex(8), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1", ty: SimOnly>> }, }, // at: module-XXXXXXXXXX.rs:13:1 - 8: BranchIfZero { - target: 10, + 10: BranchIfZero { + target: 12, value: StatePartIndex(6), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1_empty", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:15:1 - 9: CloneSimOnly { + 11: CloneSimOnly { dest: StatePartIndex(1), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::out1", ty: SimOnly>> }, src: StatePartIndex(0), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::inp", ty: SimOnly>> }, }, // at: module-XXXXXXXXXX.rs:11:1 - 10: CloneSimOnly { + 12: CloneSimOnly { dest: StatePartIndex(4), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper1.inp", ty: SimOnly>> }, src: StatePartIndex(8), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1", ty: SimOnly>> }, }, // at: module-XXXXXXXXXX.rs:13:1 - 11: BranchIfZero { - target: 13, + 13: BranchIfZero { + target: 15, value: StatePartIndex(6), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1_empty", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:14:1 - 12: CloneSimOnly { + 14: CloneSimOnly { dest: StatePartIndex(4), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper1.inp", ty: SimOnly>> }, src: StatePartIndex(0), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::inp", ty: SimOnly>> }, }, // at: module-XXXXXXXXXX.rs:10:1 - 13: Copy { + 15: Copy { dest: StatePartIndex(2), // (0x1) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper1.cd.clk", ty: Clock }, src: StatePartIndex(0), // (0x1) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::cd.clk", ty: Clock }, }, - 14: Copy { + 16: Copy { dest: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper1.cd.rst", ty: SyncReset }, src: StatePartIndex(1), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::cd.rst", ty: SyncReset }, }, - // at: module-XXXXXXXXXX.rs:9:1 - 15: Copy { - dest: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1_empty$next", ty: Bool }, - src: StatePartIndex(6), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1_empty", ty: Bool }, - }, - // at: module-XXXXXXXXXX.rs:17:1 - 16: Copy { - dest: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1_empty$next", ty: Bool }, - src: StatePartIndex(9), // (0x0) SlotDebugData { name: "", ty: Bool }, - }, // at: module-XXXXXXXXXX.rs:1:1 17: Const { dest: StatePartIndex(8), // (0x1) SlotDebugData { name: "", ty: Bool }, @@ -280,100 +280,91 @@ Simulation { lhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: StatePartIndex(0), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 21: CloneSimOnly { - dest: StatePartIndex(9), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1$next", ty: SimOnly>> }, - src: StatePartIndex(8), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1", ty: SimOnly>> }, - }, - // at: module-XXXXXXXXXX.rs:16:1 - 22: CloneSimOnly { - dest: StatePartIndex(9), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1$next", ty: SimOnly>> }, - src: StatePartIndex(0), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::inp", ty: SimOnly>> }, - }, // at: module-XXXXXXXXXX.rs:7:1 - 23: CloneSimOnly { + 21: CloneSimOnly { dest: StatePartIndex(5), // ({"bar": "", "extra": "value", "foo": "baz"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper1.out", ty: SimOnly>> }, src: StatePartIndex(7), // ({"bar": "", "extra": "value", "foo": "baz"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects.helper1: sim_only_connects_helper).sim_only_connects_helper::out", ty: SimOnly>> }, }, // at: module-XXXXXXXXXX.rs:18:1 - 24: CloneSimOnly { + 22: CloneSimOnly { dest: StatePartIndex(2), // ({"bar": "", "extra": "value", "foo": "baz"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::out2", ty: SimOnly>> }, src: StatePartIndex(5), // ({"bar": "", "extra": "value", "foo": "baz"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper1.out", ty: SimOnly>> }, }, // at: module-XXXXXXXXXX.rs:21:1 - 25: CloneSimOnly { + 23: CloneSimOnly { dest: StatePartIndex(11), // ({"bar": "", "extra": "value", "foo": "baz"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper2.inp", ty: SimOnly>> }, src: StatePartIndex(2), // ({"bar": "", "extra": "value", "foo": "baz"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::out2", ty: SimOnly>> }, }, // at: module-XXXXXXXXXX.rs:19:1 - 26: CloneSimOnly { + 24: CloneSimOnly { dest: StatePartIndex(13), // ({"bar": "", "extra": "value", "foo": "baz"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects.helper2: sim_only_connects_helper).sim_only_connects_helper::inp", ty: SimOnly>> }, src: StatePartIndex(11), // ({"bar": "", "extra": "value", "foo": "baz"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper2.inp", ty: SimOnly>> }, }, // at: module-XXXXXXXXXX.rs:7:1 - 27: CloneSimOnly { + 25: CloneSimOnly { dest: StatePartIndex(6), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects.helper1: sim_only_connects_helper).sim_only_connects_helper::inp", ty: SimOnly>> }, src: StatePartIndex(4), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper1.inp", ty: SimOnly>> }, }, - 28: Copy { + 26: Copy { dest: StatePartIndex(4), // (0x1) SlotDebugData { name: "InstantiatedModule(sim_only_connects.helper1: sim_only_connects_helper).sim_only_connects_helper::cd.clk", ty: Clock }, src: StatePartIndex(2), // (0x1) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper1.cd.clk", ty: Clock }, }, - 29: Copy { + 27: Copy { dest: StatePartIndex(5), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects.helper1: sim_only_connects_helper).sim_only_connects_helper::cd.rst", ty: SyncReset }, src: StatePartIndex(3), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::helper1.cd.rst", ty: SyncReset }, }, // at: module-XXXXXXXXXX.rs:8:1 - 30: BranchIfSmallZero { - target: 35, + 28: BranchIfSmallZero { + target: 33, value: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 31: BranchIfSmallNonZero { - target: 34, + 29: BranchIfSmallNonZero { + target: 32, value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 32: CloneSimOnly { + 30: CloneSimOnly { dest: StatePartIndex(8), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1", ty: SimOnly>> }, src: StatePartIndex(9), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1$next", ty: SimOnly>> }, }, - 33: Branch { - target: 35, + 31: Branch { + target: 33, }, - 34: CloneSimOnly { + 32: CloneSimOnly { dest: StatePartIndex(8), // ({"extra": "value"}) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1", ty: SimOnly>> }, src: StatePartIndex(10), // ({}) SlotDebugData { name: "", ty: SimOnly>> }, }, // at: module-XXXXXXXXXX.rs:9:1 - 35: BranchIfSmallZero { - target: 40, + 33: BranchIfSmallZero { + target: 38, value: StatePartIndex(1), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 36: BranchIfSmallNonZero { - target: 39, + 34: BranchIfSmallNonZero { + target: 37, value: StatePartIndex(3), // (0x0 0) SlotDebugData { name: "", ty: Bool }, }, - 37: Copy { + 35: Copy { dest: StatePartIndex(6), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1_empty", ty: Bool }, src: StatePartIndex(7), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1_empty$next", ty: Bool }, }, - 38: Branch { - target: 40, + 36: Branch { + target: 38, }, - 39: Copy { + 37: Copy { dest: StatePartIndex(6), // (0x0) SlotDebugData { name: "InstantiatedModule(sim_only_connects: sim_only_connects).sim_only_connects::delay1_empty", ty: Bool }, src: StatePartIndex(8), // (0x1) SlotDebugData { name: "", ty: Bool }, }, // at: module-XXXXXXXXXX.rs:8:1 - 40: XorSmallImmediate { + 38: XorSmallImmediate { dest: StatePartIndex(0), // (0x0 0) SlotDebugData { name: "", ty: Bool }, lhs: StatePartIndex(2), // (0x1 1) SlotDebugData { name: "", ty: Bool }, rhs: 0x1, }, // at: module-XXXXXXXXXX.rs:1:1 - 41: Return, + 39: Return, ], .. }, - pc: 41, + pc: 39, memory_write_log: [], memories: StatePart { value: [], diff --git a/crates/fayalite/tests/sim/expected/sim_only_connects.vcd b/crates/fayalite/tests/sim/expected/sim_only_connects.vcd index db62091..1e4c249 100644 --- a/crates/fayalite/tests/sim/expected/sim_only_connects.vcd +++ b/crates/fayalite/tests/sim/expected/sim_only_connects.vcd @@ -1,122 +1,182 @@ $timescale 1 ps $end $scope module sim_only_connects $end $scope struct cd $end -$var wire 1 tq:(w clk $end -$var wire 1 FVlgb rst $end +$var wire 1 ! clk $end +$var wire 1 " rst $end $upscope $end -$var string 1 g:xf? inp $end -$var string 1 [OKKg out1 $end -$var string 1 9pB-> out2 $end -$var string 1 8(7-4 out3 $end -$scope module helper1 $end +$var string 1 # inp $end +$var string 1 $ out1 $end +$var string 1 % out2 $end +$var string 1 & out3 $end +$scope struct helper1 $end $scope struct cd $end -$var wire 1 $Kwp\ clk $end -$var wire 1 nmVq' rst $end +$var wire 1 + clk $end +$var wire 1 , rst $end $upscope $end -$var string 1 qS)@z inp $end -$var string 1 ~je// out $end +$var string 1 - inp $end +$var string 1 . out $end $upscope $end -$var string 1 CyjVm delay1 $end -$var reg 1 z~g{\ delay1_empty $end -$scope module helper2 $end +$scope module sim_only_connects_helper $end $scope struct cd $end -$var wire 1 Ph.=# clk $end -$var wire 1 !GXK\ rst $end +$var wire 1 ' clk $end +$var wire 1 ( rst $end $upscope $end -$var string 1 /YVv: inp $end -$var string 1 Kk*{# out $end +$var string 1 ) inp $end +$var string 1 * out $end +$upscope $end +$var string 1 / delay1 $end +$var reg 1 0 delay1_empty $end +$scope struct helper2 $end +$scope struct cd $end +$var wire 1 5 clk $end +$var wire 1 6 rst $end +$upscope $end +$var string 1 7 inp $end +$var string 1 8 out $end +$upscope $end +$scope module sim_only_connects_helper_2 $end +$scope struct cd $end +$var wire 1 1 clk $end +$var wire 1 2 rst $end +$upscope $end +$var string 1 3 inp $end +$var string 1 4 out $end $upscope $end $upscope $end $enddefinitions $end $dumpvars -0tq:(w -1FVlgb -s{\"extra\":\x20\"value\"} g:xf? -s{} [OKKg -s{} 9pB-> -s{} 8(7-4 -0$Kwp\ -1nmVq' -s{} qS)@z -s{} ~je// -s{} CyjVm -0z~g{\ -0Ph.=# -1!GXK\ -s{} /YVv: -s{} Kk*{# +0! +1" +s{\"extra\":\x20\"value\"} # +s{} $ +s{} % +s{} & +0' +1( +s{} ) +s{} * +0+ +1, +s{} - +s{} . +s{} / +00 +01 +12 +s{} 3 +s{} 4 +05 +16 +s{} 7 +s{} 8 $end #1000000 -1tq:(w -s{\"extra\":\x20\"value\"} [OKKg -1$Kwp\ -s{\"extra\":\x20\"value\"} qS)@z -1z~g{\ -1Ph.=# -s{\"bar\":\x20\"\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} 9pB-> -s{\"bar\":\x20\"\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} ~je// -s{\"bar\":\x20\"\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} /YVv: -s{\"bar\":\x20\"baz\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} 8(7-4 -s{\"bar\":\x20\"baz\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} Kk*{# +1! +s{\"extra\":\x20\"value\"} $ +1' +s{\"extra\":\x20\"value\"} ) +1+ +s{\"extra\":\x20\"value\"} - +10 +11 +15 +s{\"bar\":\x20\"\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} % +s{\"bar\":\x20\"\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} * +s{\"bar\":\x20\"\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} . +s{\"bar\":\x20\"\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} 3 +s{\"bar\":\x20\"\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} 7 +s{\"bar\":\x20\"baz\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} & +s{\"bar\":\x20\"baz\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} 4 +s{\"bar\":\x20\"baz\",\x20\"extra\":\x20\"value\",\x20\"foo\":\x20\"baz\"} 8 #2000000 -0tq:(w -0FVlgb -0$Kwp\ -0nmVq' -0Ph.=# -0!GXK\ +0! +0" +0' +0( +0+ +0, +01 +02 +05 +06 #3000000 -1tq:(w -1$Kwp\ -s{\"extra\":\x20\"value\"} CyjVm -0z~g{\ -1Ph.=# +1! +1' +1+ +s{\"extra\":\x20\"value\"} / +00 +11 +15 #4000000 -0tq:(w -0$Kwp\ -0Ph.=# +0! +0' +0+ +01 +05 #5000000 -1tq:(w -1$Kwp\ -1Ph.=# +1! +1' +1+ +11 +15 #6000000 -0tq:(w -0$Kwp\ -0Ph.=# +0! +0' +0+ +01 +05 #7000000 -1tq:(w -1$Kwp\ -1Ph.=# +1! +1' +1+ +11 +15 #8000000 -0tq:(w -0$Kwp\ -0Ph.=# +0! +0' +0+ +01 +05 #9000000 -1tq:(w -1$Kwp\ -1Ph.=# +1! +1' +1+ +11 +15 #10000000 -0tq:(w -0$Kwp\ -0Ph.=# +0! +0' +0+ +01 +05 #11000000 -1tq:(w -1$Kwp\ -1Ph.=# +1! +1' +1+ +11 +15 #12000000 -0tq:(w -0$Kwp\ -0Ph.=# +0! +0' +0+ +01 +05 #13000000 -1tq:(w -1$Kwp\ -1Ph.=# +1! +1' +1+ +11 +15 #14000000 -0tq:(w -0$Kwp\ -0Ph.=# +0! +0' +0+ +01 +05 #15000000 -1tq:(w -1$Kwp\ -1Ph.=# +1! +1' +1+ +11 +15 #16000000 diff --git a/crates/fayalite/tests/sim/expected/sim_read_past.vcd b/crates/fayalite/tests/sim/expected/sim_read_past.vcd index e98fc97..5d0a932 100644 --- a/crates/fayalite/tests/sim/expected/sim_read_past.vcd +++ b/crates/fayalite/tests/sim/expected/sim_read_past.vcd @@ -1,1908 +1,1908 @@ $timescale 1 ps $end $scope module sim_read_past $end $scope struct clocks $end -$var wire 1 zV+7l \[0] $end -$var wire 1 7&!` cannot be shared between threads safely - --> tests/ui/simvalue_is_not_internable.rs:11:26 - | - 11 | fn f(v: SimValue<()>) -> Interned> { - | ^^^^^^^^^^^^^^^^^^^^^^ `Cell` cannot be shared between threads safely - | - = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `Cell` - = note: if you want to do aliasing and mutation between multiple threads, use `std::sync::RwLock` + --> tests/ui/simvalue_is_not_internable.rs:11:26 + | +11 | fn f(v: SimValue<()>) -> Interned> { + | ^^^^^^^^^^^^^^^^^^^^^^ `Cell` cannot be shared between threads safely + | + = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `Cell` + = note: if you want to do aliasing and mutation between multiple threads, use `std::sync::RwLock` note: required because it appears within the type `util::alternating_cell::AlternatingCell>` - --> src/util/alternating_cell.rs - | - 22 | pub(crate) struct AlternatingCell { - | ^^^^^^^^^^^^^^^ + --> src/util/alternating_cell.rs + | + | pub(crate) struct AlternatingCell { + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `fayalite::prelude::SimValue<()>` - --> src/sim/value.rs - | - | pub struct SimValue { - | ^^^^^^^^ + --> src/sim/value.rs + | + | pub struct SimValue { + | ^^^^^^^^ note: required by a bound in `fayalite::intern::Interned` - --> src/intern.rs - | - | pub struct Interned { - | ^^^^ required by this bound in `Interned` + --> src/intern.rs + | + | pub struct Interned { + | ^^^^ required by this bound in `Interned` error[E0277]: `UnsafeCell>` cannot be shared between threads safely - --> tests/ui/simvalue_is_not_internable.rs:11:26 - | - 11 | fn f(v: SimValue<()>) -> Interned> { - | ^^^^^^^^^^^^^^^^^^^^^^ `UnsafeCell>` cannot be shared between threads safely - | - = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `UnsafeCell>` + --> tests/ui/simvalue_is_not_internable.rs:11:26 + | +11 | fn f(v: SimValue<()>) -> Interned> { + | ^^^^^^^^^^^^^^^^^^^^^^ `UnsafeCell>` cannot be shared between threads safely + | + = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `UnsafeCell>` note: required because it appears within the type `util::alternating_cell::AlternatingCell>` - --> src/util/alternating_cell.rs - | - 22 | pub(crate) struct AlternatingCell { - | ^^^^^^^^^^^^^^^ + --> src/util/alternating_cell.rs + | + | pub(crate) struct AlternatingCell { + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `fayalite::prelude::SimValue<()>` - --> src/sim/value.rs - | - | pub struct SimValue { - | ^^^^^^^^ + --> src/sim/value.rs + | + | pub struct SimValue { + | ^^^^^^^^ note: required by a bound in `fayalite::intern::Interned` - --> src/intern.rs - | - | pub struct Interned { - | ^^^^ required by this bound in `Interned` + --> src/intern.rs + | + | pub struct Interned { + | ^^^^ required by this bound in `Interned` error[E0277]: `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` cannot be sent between threads safely - --> tests/ui/simvalue_is_not_internable.rs:11:26 - | - 11 | fn f(v: SimValue<()>) -> Interned> { - | ^^^^^^^^^^^^^^^^^^^^^^ `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` cannot be sent between threads safely - | - = help: within `fayalite::prelude::SimValue<()>`, the trait `Send` is not implemented for `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` + --> tests/ui/simvalue_is_not_internable.rs:11:26 + | +11 | fn f(v: SimValue<()>) -> Interned> { + | ^^^^^^^^^^^^^^^^^^^^^^ `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` cannot be sent between threads safely + | + = help: within `fayalite::prelude::SimValue<()>`, the trait `Send` is not implemented for `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` note: required because it appears within the type `DynSimOnlyValue` - --> src/sim/value/sim_only_value_unsafe.rs - | - 271 | pub struct DynSimOnlyValue(Rc); - | ^^^^^^^^^^^^^^^ + --> src/sim/value/sim_only_value_unsafe.rs + | + | pub struct DynSimOnlyValue(Rc); + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `PhantomData` - --> $RUST/core/src/marker.rs - | - 819 | pub struct PhantomData; - | ^^^^^^^^^^^ + --> $RUST/core/src/marker.rs + | + | pub struct PhantomData; + | ^^^^^^^^^^^ note: required because it appears within the type `alloc::raw_vec::RawVec` - --> $RUST/alloc/src/raw_vec/mod.rs - | - 73 | pub(crate) struct RawVec { - | ^^^^^^ + --> $RUST/alloc/src/raw_vec/mod.rs + | + | pub(crate) struct RawVec { + | ^^^^^^ note: required because it appears within the type `Vec` - --> $RUST/alloc/src/vec/mod.rs - | - 438 | pub struct Vec { - | ^^^ + --> $RUST/alloc/src/vec/mod.rs + | + | pub struct Vec { + | ^^^ note: required because it appears within the type `OpaqueSimValue` - --> src/ty.rs - | - 734 | pub struct OpaqueSimValue { - | ^^^^^^^^^^^^^^ + --> src/ty.rs + | + | pub struct OpaqueSimValue { + | ^^^^^^^^^^^^^^ note: required because it appears within the type `value::SimValueInner<()>` - --> src/sim/value.rs - | - 51 | struct SimValueInner { - | ^^^^^^^^^^^^^ + --> src/sim/value.rs + | + | struct SimValueInner { + | ^^^^^^^^^^^^^ note: required because it appears within the type `UnsafeCell>` - --> $RUST/core/src/cell.rs - | - | pub struct UnsafeCell { - | ^^^^^^^^^^ + --> $RUST/core/src/cell.rs + | + | pub struct UnsafeCell { + | ^^^^^^^^^^ note: required because it appears within the type `util::alternating_cell::AlternatingCell>` - --> src/util/alternating_cell.rs - | - 22 | pub(crate) struct AlternatingCell { - | ^^^^^^^^^^^^^^^ + --> src/util/alternating_cell.rs + | + | pub(crate) struct AlternatingCell { + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `fayalite::prelude::SimValue<()>` - --> src/sim/value.rs - | - 160 | pub struct SimValue { - | ^^^^^^^^ + --> src/sim/value.rs + | + | pub struct SimValue { + | ^^^^^^^^ note: required by a bound in `fayalite::intern::Interned` - --> src/intern.rs - | - 648 | pub struct Interned { - | ^^^^ required by this bound in `Interned` + --> src/intern.rs + | + | pub struct Interned { + | ^^^^ required by this bound in `Interned` error[E0277]: the trait bound `fayalite::prelude::SimValue<()>: Intern` is not satisfied --> tests/ui/simvalue_is_not_internable.rs:12:26 @@ -118,238 +118,238 @@ help: consider dereferencing here | + error[E0277]: `Cell` cannot be shared between threads safely - --> tests/ui/simvalue_is_not_internable.rs:12:26 - | - 12 | Intern::intern_sized(v) - | -------------------- ^ `Cell` cannot be shared between threads safely - | | - | required by a bound introduced by this call - | - = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `Cell` - = note: if you want to do aliasing and mutation between multiple threads, use `std::sync::RwLock` + --> tests/ui/simvalue_is_not_internable.rs:12:26 + | +12 | Intern::intern_sized(v) + | -------------------- ^ `Cell` cannot be shared between threads safely + | | + | required by a bound introduced by this call + | + = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `Cell` + = note: if you want to do aliasing and mutation between multiple threads, use `std::sync::RwLock` note: required because it appears within the type `util::alternating_cell::AlternatingCell>` - --> src/util/alternating_cell.rs - | - 22 | pub(crate) struct AlternatingCell { - | ^^^^^^^^^^^^^^^ + --> src/util/alternating_cell.rs + | + | pub(crate) struct AlternatingCell { + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `fayalite::prelude::SimValue<()>` - --> src/sim/value.rs - | - | pub struct SimValue { - | ^^^^^^^^ + --> src/sim/value.rs + | + | pub struct SimValue { + | ^^^^^^^^ note: required by a bound in `intern_sized` - --> src/intern.rs - | - | pub trait Intern: Any + Send + Sync { - | ^^^^ required by this bound in `Intern::intern_sized` + --> src/intern.rs + | + | pub trait Intern: Any + Send + Sync { + | ^^^^ required by this bound in `Intern::intern_sized` ... - | fn intern_sized(self) -> Interned - | ------------ required by a bound in this associated function + | fn intern_sized(self) -> Interned + | ------------ required by a bound in this associated function help: consider dereferencing here - | - 12 | Intern::intern_sized(*v) - | + + | +12 | Intern::intern_sized(*v) + | + error[E0277]: `UnsafeCell>` cannot be shared between threads safely - --> tests/ui/simvalue_is_not_internable.rs:12:26 - | - 12 | Intern::intern_sized(v) - | -------------------- ^ `UnsafeCell>` cannot be shared between threads safely - | | - | required by a bound introduced by this call - | - = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `UnsafeCell>` + --> tests/ui/simvalue_is_not_internable.rs:12:26 + | +12 | Intern::intern_sized(v) + | -------------------- ^ `UnsafeCell>` cannot be shared between threads safely + | | + | required by a bound introduced by this call + | + = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `UnsafeCell>` note: required because it appears within the type `util::alternating_cell::AlternatingCell>` - --> src/util/alternating_cell.rs - | - 22 | pub(crate) struct AlternatingCell { - | ^^^^^^^^^^^^^^^ + --> src/util/alternating_cell.rs + | + | pub(crate) struct AlternatingCell { + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `fayalite::prelude::SimValue<()>` - --> src/sim/value.rs - | - | pub struct SimValue { - | ^^^^^^^^ + --> src/sim/value.rs + | + | pub struct SimValue { + | ^^^^^^^^ note: required by a bound in `intern_sized` - --> src/intern.rs - | - | pub trait Intern: Any + Send + Sync { - | ^^^^ required by this bound in `Intern::intern_sized` + --> src/intern.rs + | + | pub trait Intern: Any + Send + Sync { + | ^^^^ required by this bound in `Intern::intern_sized` ... - | fn intern_sized(self) -> Interned - | ------------ required by a bound in this associated function + | fn intern_sized(self) -> Interned + | ------------ required by a bound in this associated function help: consider dereferencing here - | - 12 | Intern::intern_sized(*v) - | + + | +12 | Intern::intern_sized(*v) + | + error[E0277]: `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` cannot be sent between threads safely - --> tests/ui/simvalue_is_not_internable.rs:12:26 - | - 12 | Intern::intern_sized(v) - | -------------------- ^ `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` cannot be sent between threads safely - | | - | required by a bound introduced by this call - | - = help: within `fayalite::prelude::SimValue<()>`, the trait `Send` is not implemented for `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` + --> tests/ui/simvalue_is_not_internable.rs:12:26 + | +12 | Intern::intern_sized(v) + | -------------------- ^ `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` cannot be sent between threads safely + | | + | required by a bound introduced by this call + | + = help: within `fayalite::prelude::SimValue<()>`, the trait `Send` is not implemented for `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` note: required because it appears within the type `DynSimOnlyValue` - --> src/sim/value/sim_only_value_unsafe.rs - | - 271 | pub struct DynSimOnlyValue(Rc); - | ^^^^^^^^^^^^^^^ + --> src/sim/value/sim_only_value_unsafe.rs + | + | pub struct DynSimOnlyValue(Rc); + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `PhantomData` - --> $RUST/core/src/marker.rs - | - 819 | pub struct PhantomData; - | ^^^^^^^^^^^ + --> $RUST/core/src/marker.rs + | + | pub struct PhantomData; + | ^^^^^^^^^^^ note: required because it appears within the type `alloc::raw_vec::RawVec` - --> $RUST/alloc/src/raw_vec/mod.rs - | - 73 | pub(crate) struct RawVec { - | ^^^^^^ + --> $RUST/alloc/src/raw_vec/mod.rs + | + | pub(crate) struct RawVec { + | ^^^^^^ note: required because it appears within the type `Vec` - --> $RUST/alloc/src/vec/mod.rs - | - 438 | pub struct Vec { - | ^^^ + --> $RUST/alloc/src/vec/mod.rs + | + | pub struct Vec { + | ^^^ note: required because it appears within the type `OpaqueSimValue` - --> src/ty.rs - | - 734 | pub struct OpaqueSimValue { - | ^^^^^^^^^^^^^^ + --> src/ty.rs + | + | pub struct OpaqueSimValue { + | ^^^^^^^^^^^^^^ note: required because it appears within the type `value::SimValueInner<()>` - --> src/sim/value.rs - | - 51 | struct SimValueInner { - | ^^^^^^^^^^^^^ + --> src/sim/value.rs + | + | struct SimValueInner { + | ^^^^^^^^^^^^^ note: required because it appears within the type `UnsafeCell>` - --> $RUST/core/src/cell.rs - | - | pub struct UnsafeCell { - | ^^^^^^^^^^ + --> $RUST/core/src/cell.rs + | + | pub struct UnsafeCell { + | ^^^^^^^^^^ note: required because it appears within the type `util::alternating_cell::AlternatingCell>` - --> src/util/alternating_cell.rs - | - 22 | pub(crate) struct AlternatingCell { - | ^^^^^^^^^^^^^^^ + --> src/util/alternating_cell.rs + | + | pub(crate) struct AlternatingCell { + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `fayalite::prelude::SimValue<()>` - --> src/sim/value.rs - | - 160 | pub struct SimValue { - | ^^^^^^^^ + --> src/sim/value.rs + | + | pub struct SimValue { + | ^^^^^^^^ note: required by a bound in `intern_sized` - --> src/intern.rs - | - 596 | pub trait Intern: Any + Send + Sync { - | ^^^^ required by this bound in `Intern::intern_sized` + --> src/intern.rs + | + | pub trait Intern: Any + Send + Sync { + | ^^^^ required by this bound in `Intern::intern_sized` ... - 604 | fn intern_sized(self) -> Interned - | ------------ required by a bound in this associated function + | fn intern_sized(self) -> Interned + | ------------ required by a bound in this associated function help: consider dereferencing here - | - 12 | Intern::intern_sized(*v) - | + + | +12 | Intern::intern_sized(*v) + | + error[E0277]: `Cell` cannot be shared between threads safely - --> tests/ui/simvalue_is_not_internable.rs:12:5 - | - 12 | Intern::intern_sized(v) - | ^^^^^^^^^^^^^^^^^^^^^^^ `Cell` cannot be shared between threads safely - | - = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `Cell` - = note: if you want to do aliasing and mutation between multiple threads, use `std::sync::RwLock` + --> tests/ui/simvalue_is_not_internable.rs:12:5 + | +12 | Intern::intern_sized(v) + | ^^^^^^^^^^^^^^^^^^^^^^^ `Cell` cannot be shared between threads safely + | + = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `Cell` + = note: if you want to do aliasing and mutation between multiple threads, use `std::sync::RwLock` note: required because it appears within the type `util::alternating_cell::AlternatingCell>` - --> src/util/alternating_cell.rs - | - 22 | pub(crate) struct AlternatingCell { - | ^^^^^^^^^^^^^^^ + --> src/util/alternating_cell.rs + | + | pub(crate) struct AlternatingCell { + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `fayalite::prelude::SimValue<()>` - --> src/sim/value.rs - | - | pub struct SimValue { - | ^^^^^^^^ + --> src/sim/value.rs + | + | pub struct SimValue { + | ^^^^^^^^ note: required by a bound in `fayalite::intern::Interned` - --> src/intern.rs - | - | pub struct Interned { - | ^^^^ required by this bound in `Interned` + --> src/intern.rs + | + | pub struct Interned { + | ^^^^ required by this bound in `Interned` error[E0277]: `UnsafeCell>` cannot be shared between threads safely - --> tests/ui/simvalue_is_not_internable.rs:12:5 - | - 12 | Intern::intern_sized(v) - | ^^^^^^^^^^^^^^^^^^^^^^^ `UnsafeCell>` cannot be shared between threads safely - | - = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `UnsafeCell>` + --> tests/ui/simvalue_is_not_internable.rs:12:5 + | +12 | Intern::intern_sized(v) + | ^^^^^^^^^^^^^^^^^^^^^^^ `UnsafeCell>` cannot be shared between threads safely + | + = help: within `fayalite::prelude::SimValue<()>`, the trait `Sync` is not implemented for `UnsafeCell>` note: required because it appears within the type `util::alternating_cell::AlternatingCell>` - --> src/util/alternating_cell.rs - | - 22 | pub(crate) struct AlternatingCell { - | ^^^^^^^^^^^^^^^ + --> src/util/alternating_cell.rs + | + | pub(crate) struct AlternatingCell { + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `fayalite::prelude::SimValue<()>` - --> src/sim/value.rs - | - | pub struct SimValue { - | ^^^^^^^^ + --> src/sim/value.rs + | + | pub struct SimValue { + | ^^^^^^^^ note: required by a bound in `fayalite::intern::Interned` - --> src/intern.rs - | - | pub struct Interned { - | ^^^^ required by this bound in `Interned` + --> src/intern.rs + | + | pub struct Interned { + | ^^^^ required by this bound in `Interned` error[E0277]: `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` cannot be sent between threads safely - --> tests/ui/simvalue_is_not_internable.rs:12:5 - | - 12 | Intern::intern_sized(v) - | ^^^^^^^^^^^^^^^^^^^^^^^ `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` cannot be sent between threads safely - | - = help: within `fayalite::prelude::SimValue<()>`, the trait `Send` is not implemented for `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` + --> tests/ui/simvalue_is_not_internable.rs:12:5 + | +12 | Intern::intern_sized(v) + | ^^^^^^^^^^^^^^^^^^^^^^^ `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` cannot be sent between threads safely + | + = help: within `fayalite::prelude::SimValue<()>`, the trait `Send` is not implemented for `Rc<(dyn value::sim_only_value_unsafe::DynSimOnlyValueTrait + 'static)>` note: required because it appears within the type `DynSimOnlyValue` - --> src/sim/value/sim_only_value_unsafe.rs - | - 271 | pub struct DynSimOnlyValue(Rc); - | ^^^^^^^^^^^^^^^ + --> src/sim/value/sim_only_value_unsafe.rs + | + | pub struct DynSimOnlyValue(Rc); + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `PhantomData` - --> $RUST/core/src/marker.rs - | - 819 | pub struct PhantomData; - | ^^^^^^^^^^^ + --> $RUST/core/src/marker.rs + | + | pub struct PhantomData; + | ^^^^^^^^^^^ note: required because it appears within the type `alloc::raw_vec::RawVec` - --> $RUST/alloc/src/raw_vec/mod.rs - | - 73 | pub(crate) struct RawVec { - | ^^^^^^ + --> $RUST/alloc/src/raw_vec/mod.rs + | + | pub(crate) struct RawVec { + | ^^^^^^ note: required because it appears within the type `Vec` - --> $RUST/alloc/src/vec/mod.rs - | - 438 | pub struct Vec { - | ^^^ + --> $RUST/alloc/src/vec/mod.rs + | + | pub struct Vec { + | ^^^ note: required because it appears within the type `OpaqueSimValue` - --> src/ty.rs - | - 734 | pub struct OpaqueSimValue { - | ^^^^^^^^^^^^^^ + --> src/ty.rs + | + | pub struct OpaqueSimValue { + | ^^^^^^^^^^^^^^ note: required because it appears within the type `value::SimValueInner<()>` - --> src/sim/value.rs - | - 51 | struct SimValueInner { - | ^^^^^^^^^^^^^ + --> src/sim/value.rs + | + | struct SimValueInner { + | ^^^^^^^^^^^^^ note: required because it appears within the type `UnsafeCell>` - --> $RUST/core/src/cell.rs - | - | pub struct UnsafeCell { - | ^^^^^^^^^^ + --> $RUST/core/src/cell.rs + | + | pub struct UnsafeCell { + | ^^^^^^^^^^ note: required because it appears within the type `util::alternating_cell::AlternatingCell>` - --> src/util/alternating_cell.rs - | - 22 | pub(crate) struct AlternatingCell { - | ^^^^^^^^^^^^^^^ + --> src/util/alternating_cell.rs + | + | pub(crate) struct AlternatingCell { + | ^^^^^^^^^^^^^^^ note: required because it appears within the type `fayalite::prelude::SimValue<()>` - --> src/sim/value.rs - | - 160 | pub struct SimValue { - | ^^^^^^^^ + --> src/sim/value.rs + | + | pub struct SimValue { + | ^^^^^^^^ note: required by a bound in `fayalite::intern::Interned` - --> src/intern.rs - | - 648 | pub struct Interned { - | ^^^^ required by this bound in `Interned` + --> src/intern.rs + | + | pub struct Interned { + | ^^^^ required by this bound in `Interned` diff --git a/rocq-demo/.gitignore b/rocq-demo/.gitignore deleted file mode 100644 index 0182113..0000000 --- a/rocq-demo/.gitignore +++ /dev/null @@ -1,8 +0,0 @@ -# SPDX-License-Identifier: LGPL-3.0-or-later -# See Notices.txt for copyright information -.CoqMakefile.d -*.aux -CoqMakefile -CoqMakefile.conf -*.glob -*.vo* diff --git a/rocq-demo/Makefile b/rocq-demo/Makefile deleted file mode 100644 index d0d5c9e..0000000 --- a/rocq-demo/Makefile +++ /dev/null @@ -1,31 +0,0 @@ -# SPDX-License-Identifier: LGPL-3.0-or-later -# See Notices.txt for copyright information -# -# Example Makefile wrapper as given on the Rocq documentation -# https://rocq-prover.org/doc/V9.1.0/refman/practical-tools/utilities.html#building-a-rocq-project-with-rocq-makefile-details - -# KNOWNTARGETS will not be passed along to CoqMakefile -KNOWNTARGETS := CoqMakefile -# KNOWNFILES will not get implicit targets from the final rule, and so -# depending on them won't invoke the submake -# Warning: These files get declared as PHONY, so any targets depending -# on them always get rebuilt -KNOWNFILES := Makefile _CoqProject - -.DEFAULT_GOAL := invoke-coq-makefile - -CoqMakefile: Makefile _CoqProject - $(COQBIN)rocq makefile -f _CoqProject -o CoqMakefile - -invoke-coq-makefile: CoqMakefile - $(MAKE) --no-print-directory -f CoqMakefile $(filter-out $(KNOWNTARGETS),$(MAKECMDGOALS)) - -.PHONY: invoke-coq-makefile $(KNOWNFILES) - -#################################################################### -## Your targets here ## -#################################################################### - -# This should be the last rule, to handle any targets not declared above -%: invoke-coq-makefile - @true diff --git a/rocq-demo/_CoqProject b/rocq-demo/_CoqProject deleted file mode 100644 index be10420..0000000 --- a/rocq-demo/_CoqProject +++ /dev/null @@ -1,5 +0,0 @@ -# SPDX-License-Identifier: LGPL-3.0-or-later -# See Notices.txt for copyright information - --Q . RocqDemo -. diff --git a/scripts/check-copyright.sh b/scripts/check-copyright.sh index 99205bb..023cd21 100755 --- a/scripts/check-copyright.sh +++ b/scripts/check-copyright.sh @@ -50,7 +50,7 @@ function main() /crates/fayalite/tests/ui/*.stderr|/crates/fayalite/tests/sim/expected/*.vcd|/crates/fayalite/tests/sim/expected/*.txt) # file that can't contain copyright header ;; - /.forgejo/workflows/*.yml|*/.gitignore|*.toml|*/Makefile|*/_CoqProject) + /.forgejo/workflows/*.yml|*/.gitignore|*.toml) check_file "$file" "${POUND_HEADER[@]}" ;; *.md)