This website requires JavaScript.
Explore
Help
Register
Sign in
libre-chip
/
fayalite
Watch
3
Star
0
Fork
You've already forked fayalite
2
Code
Issues
1
Pull requests
Projects
Releases
Packages
Wiki
Activity
Actions
307
commits
4
branches
2
tags
12
MiB
master
Commit graph
3 commits
Author
SHA1
Message
Date
Cesar Strauss
e4210a672f
Check copyright header in Rocq files.
...
All checks were successful
/ test (pull_request)
Successful in 4m4s
Details
/ test (push)
Successful in 4m39s
Details
If we ever add Verilog files, we can "or" both results, I guess.
2025-12-09 07:45:35 -03:00
Jacob Lifshay
259bee39c2
tests/sim: split expected output text into separate files
All checks were successful
/ deps (push)
Successful in 18s
Details
/ test (push)
Successful in 5m16s
Details
/ deps (pull_request)
Successful in 14s
Details
/ test (pull_request)
Successful in 5m22s
Details
2024-12-05 18:17:13 -08:00
Jacob Lifshay
053391b010
add script for checking copyright headers
2024-09-22 15:29:28 -07:00