libre-chip/fayalite
3
0
Fork 3
Code Issues 1 Pull requests Projects Releases Packages Wiki Activity Actions
All workflows test.yml
Actor
All actors cesar programmerjake
Status
All status Success Failure Waiting Running
add support for custom debug/display formatting of #[hdl] structs/enums
#376 -Commit 8e4eeef723 pushed by programmerjake
master
2026-05-01 06:23:14 +00:00
4m42s
add support for custom debug/display formatting of #[hdl] structs/enums
#375 -Commit 8e4eeef723 pushed by programmerjake
#70
2026-05-01 06:18:29 +00:00
4m7s
sim: Speed up updating traces by tracking which traces are written to
#374 -Commit 402f457c68 pushed by programmerjake
master
2026-05-01 02:23:30 +00:00
4m48s
sim: Speed up updating traces by tracking which traces are written to
#373 -Commit 402f457c68 pushed by programmerjake
#69
2026-05-01 02:18:37 +00:00
4m11s
Run Rocq tests.
#372 -Commit 8cff3687f7 pushed by cesar
master
2026-03-31 00:27:46 +00:00
4m59s
Run Rocq tests.
#371 -Commit 8cff3687f7 pushed by cesar
#64
2026-03-30 22:47:14 +00:00
8m7s
change vcd output to have module contents under instance's name, more closely matching how it works in verilog
#370 -Commit 80b92c7dd3 pushed by programmerjake
master
2026-03-27 02:24:13 +00:00
4m55s
change vcd output to have module contents under instance's name, more closely matching how it works in verilog
#369 -Commit 80b92c7dd3 pushed by programmerjake
#68
2026-03-27 02:19:14 +00:00
4m18s
add simulator tests for queue()
#368 -Commit 2aa41137d4 pushed by programmerjake
master
2026-03-25 06:48:49 +00:00
5m3s
add simulator tests for queue()
#367 -Commit 2aa41137d4 pushed by programmerjake
#67
2026-03-25 06:43:42 +00:00
8m0s
update ui test's expected output for having rust-src available
#366 -Commit a93e66d8ab pushed by programmerjake
master
2026-03-18 03:59:45 +00:00
4m58s
update ui test's expected output for having rust-src available
#365 -Commit a93e66d8ab pushed by programmerjake
#66
2026-03-18 03:54:40 +00:00
4m21s
change VCD id generation to be based on hashing the path, making them better for git diff
#364 -Commit dbed947408 pushed by programmerjake
master
2026-03-18 03:28:55 +00:00
10m23s
change VCD id generation to be based on hashing the path, making them better for git diff
#363 -Commit dbed947408 pushed by programmerjake
#65
2026-02-24 04:18:22 +00:00
7m50s
Run Rocq tests.
#362 -Commit 226bfe98d0 pushed by cesar
#64
2026-02-17 18:32:56 +00:00
8m55s
Run Rocq tests.
#361 -Commit 845813d4bb pushed by cesar
#64
2026-02-14 22:06:30 +00:00
35s
speed up simulation by optimizing SimulationImpl::read_traces
#360 -Commit c632e5d570 pushed by programmerjake
master
2026-02-04 23:52:35 +00:00
5m24s
speed up simulation by optimizing SimulationImpl::read_traces
#359 -Commit c632e5d570 pushed by programmerjake
#63
2026-02-04 23:46:27 +00:00
4m23s
speed up LazyInterned by redoing caching using RwLock and add a thread-local cache
#358 -Commit 1bc835803b pushed by programmerjake
master
2026-02-04 02:17:31 +00:00
5m33s
speed up LazyInterned by redoing caching using RwLock and add a thread-local cache
#357 -Commit 1bc835803b pushed by programmerjake
#62
2026-02-04 02:11:42 +00:00
4m28s
speed up LazyInterned by redoing caching using RwLock and add a thread-local cache
#356 -Commit f236c9f404 pushed by programmerjake
#62
2026-02-04 01:44:35 +00:00
1m55s
speed up LazyInterned by redoing caching using RwLock and add a thread-local cache
#355 -Commit 8da430f4c9 pushed by programmerjake
#62
2026-02-04 01:35:33 +00:00
1m57s
cache interned UInt/SInt types
#354 -Commit a96efa9696 pushed by programmerjake
master
2026-02-03 02:03:39 +00:00
4m44s
cache interned UInt/SInt types
#353 -Commit a96efa9696 pushed by programmerjake
#61
2026-02-03 01:58:50 +00:00
4m9s
don't compare function pointers -- they're non-deterministic
#352 -Commit e366793204 pushed by programmerjake
master
2026-01-12 11:24:36 +00:00
4m37s
don't compare function pointers -- they're non-deterministic
#351 -Commit e366793204 pushed by programmerjake
#60
2026-01-12 11:19:56 +00:00
4m6s
Define design safety, and prove it for 1-step and 2-step induction.
#350 -Commit a398f8f185 pushed by cesar
master
2025-12-24 20:13:49 +00:00
4m36s
Define design safety, and prove it for 1-step and 2-step induction.
#349 -Commit a398f8f185 pushed by cesar
#59
2025-12-23 01:57:56 +00:00
4m8s
simplify SimValue Debug format, making complex structures much easier to read
#348 -Commit c97b44d9d6 pushed by programmerjake
master
2025-12-15 05:08:31 +00:00
4m31s
simplify SimValue Debug format, making complex structures much easier to read
#347 -Commit c97b44d9d6 pushed by programmerjake
#58
2025-12-15 05:03:57 +00:00
3m56s