Actions - libre-chip/cpu - Libre-Chip.org

tests/units_formal: implement tests for rest of AddSub[I] instructions

test.yml #133 -Commit fb0b07fbb2 pushed by programmerjake

master

2026-06-19 04:27:26 +00:00

30m14s

tests/units_formal: implement tests for rest of AddSub[I] instructions

test.yml #132 -Commit fb0b07fbb2 pushed by programmerjake

#15

2026-06-19 03:57:07 +00:00

29m21s

tests/units_formal: split up tests in hopes of making them run faster

test.yml #131 -Commit b6bbc97990 pushed by programmerjake

#15

2026-06-19 02:44:47 +00:00

23m25s

tests/units_formal: test more instructions

test.yml #130 -Commit ad9ec46aca pushed by programmerjake

#15

2026-06-18 08:13:18 +00:00

56m57s

tests/units_formal: test more instructions

test.yml #129 -Commit af87d52bf7 pushed by programmerjake

#15

2026-06-18 03:55:02 +00:00

20m40s

tests/units_formal: prove more addition instructions -- [p]addi and add[c][o][.]

test.yml #128 -Commit ebd69089c5 pushed by programmerjake

#15

2026-06-17 04:36:37 +00:00

24m29s

update fayalite to speed up big formal proofs

test.yml #127 -Commit 51d71c56f6 pushed by programmerjake

#15

2026-06-15 02:37:56 +00:00

10m59s

update generated vcd

test.yml #126 -Commit 999860b507 pushed by programmerjake

#15

2026-06-14 09:10:47 +00:00

22m40s

formal proof works! also add test_power_isa_add_sim

test.yml #125 -Commit ef30d325d5 pushed by programmerjake

#15

2026-06-06 03:09:37 +00:00

22m22s

WIP: add test_power_isa_add_sim

test.yml #124 -Commit 9cc556c988 pushed by programmerjake

#15

2026-06-05 10:13:15 +00:00

1h35m8s

tests/units_formal::test_power_isa_add_formal: formal proof actually starts, though it fails BMC

test.yml #123 -Commit 241255e12c pushed by programmerjake

#15

2026-06-02 11:38:04 +00:00

2h58m42s

added test::decode_and_run_single_insn and tests/units_formal, the new test takes a long time to run so idk if it works

test.yml #122 -Commit 93e948115d pushed by programmerjake

#15

2026-06-01 08:14:20 +00:00

3m1s

unit::alu_branch::compare: implement CmpRBOne/CmpRBTwo/CmpEqB

test.yml #121 -Commit 7acfaebfde pushed by programmerjake

master

2026-05-29 02:30:02 +00:00

6m50s

unit::alu_branch::compare: implement CmpRBOne/CmpRBTwo/CmpEqB

test.yml #120 -Commit 7acfaebfde pushed by programmerjake

#14

2026-05-29 02:22:30 +00:00

5m56s

redo ShiftRotateMOp and write actual operation definition in doc comment

test.yml #119 -Commit 7481d079d5 pushed by programmerjake

#14

2026-05-28 08:51:43 +00:00

6m57s

unit::alu_branch: convert *MOp functions to hdl_module

test.yml #118 -Commit a3898e8c13 pushed by programmerjake

#14

2026-05-27 03:19:00 +00:00

6m56s

unit::alu_branch: implement for LogicalFlagsMOp

test.yml #117 -Commit b25448a275 pushed by programmerjake

#14

2026-05-26 06:50:17 +00:00

6m41s

unit::alu_branch: implement for LogicalFlagsMOp

test.yml #116 -Commit 3bff2bd224 pushed by programmerjake

#14

2026-05-26 06:40:26 +00:00

4m40s

make Unit API work with rename_execute_retire and add a rename_execute_retire test using unit::alu_branch

test.yml #115 -Commit 7151841af5 pushed by programmerjake

master

2026-05-25 05:58:58 +00:00

7m11s

make Unit API work with rename_execute_retire and add a rename_execute_retire test using unit::alu_branch

test.yml #114 -Commit 7151841af5 pushed by programmerjake

#13

2026-05-25 05:36:42 +00:00

6m14s

rename_execute_retire: add reference counting for L1 registers

test.yml #113 -Commit 151683fbda pushed by programmerjake

master

2026-05-22 07:05:35 +00:00

7m20s

rename_execute_retire: add reference counting for L1 registers

test.yml #112 -Commit 151683fbda pushed by programmerjake

#12

2026-05-22 06:48:42 +00:00

6m29s

rename_execute_retire: add reference counting for L2 registers

test.yml #111 -Commit e0dc5d486b pushed by programmerjake

#12

2026-05-22 04:13:14 +00:00

6m3s

move RenameTable and ReorderBuffer into their own mods and add reference counting for l2 registers

test.yml #110 -Commit b956a68724 pushed by programmerjake

#12

2026-05-22 03:34:58 +00:00

6m1s

implement register fences and use for L2 reg file writes and when running out of L2 reg file output regs

test.yml #109 -Commit bf2cb688c7 pushed by programmerjake

#12

2026-05-22 00:32:46 +00:00

6m25s

WIP fixing deadlock when running rename_execute_retire_save_restore_gprs

test.yml #108 -Commit ed331a3a96 pushed by programmerjake

#12

2026-05-21 06:44:32 +00:00

6m1s

rename_execute_retire: generate l2 stores earlier to make more space in units to increase throughput

test.yml #107 -Commit 6026df8d7a pushed by programmerjake

#12

2026-05-21 00:55:07 +00:00

5m45s

tests/rename_execute_retire: add and use mock_combinational_unit

test.yml #106 -Commit 0d69666b00 pushed by programmerjake

#12

2026-05-20 02:40:34 +00:00

6m19s

tests/rename_execute_retire: make loads/stores take more than one cycle to execute

test.yml #105 -Commit 2363e65564 pushed by programmerjake

#12

2026-05-20 01:15:16 +00:00

6m19s

rename_execute_retire: add a `head -n1` test

test.yml #104 -Commit 79ac190093 pushed by programmerjake

#12

2026-05-19 05:32:12 +00:00

9m26s