cesar/fayalite
1
0
Fork 0
forked from libre-chip/fayalite
Code Pull requests Activity

sim: WIP adding memory support

Browse source
This commit is contained in:
Jacob Lifshay 2024-12-05 21:35:23 -08:00
parent e504cfebfe
commit 3ed7827485
Signed by: programmerjake
SSH key fingerprint: SHA256:HnFTLGpSm4Q4Fj502oCFisjZSoakwEuTsJJMSke63RQ
8 changed files with 335 additions and 38 deletions
Download patch file Download diff file Expand all files Collapse all files

9
crates/fayalite/tests/sim/expected/connect_const.txt
View file

@ -23,6 +23,12 @@ Simulation {
..
},
},
memories: StatePartAllocationLayout<Memories> {
len: 0,
debug_data: [],
layout_data: [],
..
},
},
insns: [
// at: module-XXXXXXXXXX.rs:1:1
@ -41,6 +47,9 @@ Simulation {
..
},
pc: 2,
memories: StatePart {
value: [],
},
small_slots: StatePart {
value: [],
},

9
crates/fayalite/tests/sim/expected/connect_const_reset.txt
View file

@ -35,6 +35,12 @@ Simulation {
..
},
},
memories: StatePartAllocationLayout<Memories> {
len: 0,
debug_data: [],
layout_data: [],
..
},
},
insns: [
// at: module-XXXXXXXXXX.rs:1:1
@ -67,6 +73,9 @@ Simulation {
..
},
pc: 5,
memories: StatePart {
value: [],
},
small_slots: StatePart {
value: [],
},

9
crates/fayalite/tests/sim/expected/counter_async.txt
View file

@ -72,6 +72,12 @@ Simulation {
..
},
},
memories: StatePartAllocationLayout<Memories> {
len: 0,
debug_data: [],
layout_data: [],
..
},
},
insns: [
// at: module-XXXXXXXXXX.rs:1:1
@ -162,6 +168,9 @@ Simulation {
..
},
pc: 18,
memories: StatePart {
value: [],
},
small_slots: StatePart {
value: [
18446744073709551614,

9
crates/fayalite/tests/sim/expected/counter_sync.txt
View file

@ -68,6 +68,12 @@ Simulation {
..
},
},
memories: StatePartAllocationLayout<Memories> {
len: 0,
debug_data: [],
layout_data: [],
..
},
},
insns: [
// at: module-XXXXXXXXXX.rs:6:1
@ -144,6 +150,9 @@ Simulation {
..
},
pc: 15,
memories: StatePart {
value: [],
},
small_slots: StatePart {
value: [
18446744073709551614,

9
crates/fayalite/tests/sim/expected/mod1.txt
View file

@ -83,6 +83,12 @@ Simulation {
..
},
},
memories: StatePartAllocationLayout<Memories> {
len: 0,
debug_data: [],
layout_data: [],
..
},
},
insns: [
// at: module-XXXXXXXXXX.rs:4:1
@ -174,6 +180,9 @@ Simulation {
..
},
pc: 17,
memories: StatePart {
value: [],
},
small_slots: StatePart {
value: [],
},

9
crates/fayalite/tests/sim/expected/shift_register.txt
View file

@ -84,6 +84,12 @@ Simulation {
..
},
},
memories: StatePartAllocationLayout<Memories> {
len: 0,
debug_data: [],
layout_data: [],
..
},
},
insns: [
// at: module-XXXXXXXXXX.rs:13:1
@ -221,6 +227,9 @@ Simulation {
..
},
pc: 30,
memories: StatePart {
value: [],
},
small_slots: StatePart {
value: [
18446744073709551614,