cesar/fayalite
1
0
Fork 0
forked from libre-chip/fayalite
Code Pull requests Activity

WIP adding VCD output

Browse source
This commit is contained in:
Jacob Lifshay 2024-11-17 01:02:00 -08:00
parent 0095570f19
commit 288a6b71b9
Signed by: programmerjake
SSH key fingerprint: SHA256:HnFTLGpSm4Q4Fj502oCFisjZSoakwEuTsJJMSke63RQ
3 changed files with 731 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

12
crates/fayalite/tests/sim.rs
View file

@ -115,6 +115,12 @@ fn test_connect_const() {
},
},
made_initial_step: true,
trace_decls: TraceModule {
name: "connect_const",
children: [],
},
traces: [],
trace_writers: [],
}"# {
panic!();
}
@ -673,6 +679,12 @@ fn test_mod1() {
},
},
made_initial_step: true,
trace_decls: TraceModule {
name: "mod1",
children: [],
},
traces: [],
trace_writers: [],
}"# {
panic!();
}