Commit graph

Select branches

Hide pull requests

main_memory_wip

master

wip-splitting-reg-alloc

Mono Color

• 8433f4f150 increase memory bandwidth and size main_memory_wip Tobias Alexandra Platen 2025-10-19 10:26:26 +02:00
• 672a29e76d run cargo fmt on main_memory Tobias Alexandra Platen 2025-10-14 20:11:24 +02:00
• 35ea85d074 add write port Tobias Alexandra Platen 2025-10-14 20:08:29 +02:00
• 1ead550d13 use for loop in unit test Tobias Alexandra Platen 2025-10-14 18:50:29 +02:00
• 0e7a518bd0
  
  switch to use server's new actions org 1761098905895396559/tmp_refs/heads/master 1761098905895396559/master Jacob Lifshay 2025-10-10 00:03:53 -07:00
• 540a91878c more work on test case Tobias Alexandra Platen 2025-10-05 12:11:27 +02:00
• 9f68cbb953 add main_memory Tobias Alexandra Platen 2025-10-05 11:04:18 +02:00
• 00ddd602c5
  
  format code master Jacob Lifshay 2025-08-24 19:08:58 -07:00
• b969249f5f
  
  switch to edition 2024 Jacob Lifshay 2025-08-24 19:07:53 -07:00
• aa50ae543e
  
  upgrade to rust 1.89.0 Jacob Lifshay 2025-08-24 19:06:01 -07:00
• 7de7d5435a
  
  make forgejo actions actually run Jacob Lifshay 2025-08-24 18:50:33 -07:00
• 921cddbe06
  
  disable tests/reg_alloc.rs for now wip-splitting-reg-alloc Jacob Lifshay 2025-03-18 17:26:47 -07:00
• b9d68c0019
  
  WIP: splitting reg_alloc Jacob Lifshay 2025-03-05 23:50:38 -08:00
• 9fa959652e
  
  update fayalite Jacob Lifshay 2025-03-09 22:53:55 -07:00
• 9199fdf35c
  
  add name_mangling_serde crate Jacob Lifshay 2025-03-08 22:34:11 -08:00
• 60341e22af
  
  WIP: add ArrayVec Jacob Lifshay 2025-03-04 00:20:33 -08:00
• 2cfd54ba88
  
  update fayalite to latest git Jacob Lifshay 2025-03-03 22:00:11 -08:00
• ca3bcd7df2
  
  switch CI to use mirrors Jacob Lifshay 2025-03-02 18:04:09 -08:00
• 518284685f
  
  UnitMOp now has L2RegisterFileMOp after renaming and instead has MoveRegMOp before renaming Jacob Lifshay 2025-02-28 17:45:46 -08:00
• 6c91d1b0b0
  
  start adding ROB Jacob Lifshay 2025-02-27 18:22:01 -08:00
• 4ff75313e7
  
  add helper functions for creating instructions Jacob Lifshay 2025-02-23 20:51:44 -08:00
• 5b15f4a6b4
  
  runs instructions that read other instructions' outputs Jacob Lifshay 2025-02-23 19:51:45 -08:00
• 3bd5c77a3f
  
  unit_base is basically finished, implemented AddSub[I], didn't check any tests yet Jacob Lifshay 2025-02-20 20:24:14 -08:00
• 3f6e5cc600
  
  WIP implementing unit_base Jacob Lifshay 2025-02-19 23:54:41 -08:00
• ece788dda3
  
  update fayalite dependency Jacob Lifshay 2025-02-16 20:59:02 -08:00
• 2b7e7e4946
  
  WIP adding unit input/output values and insn tracking Jacob Lifshay 2025-02-13 20:55:43 -08:00
• d7818d889c
  
  update fayalite dependency Jacob Lifshay 2025-02-13 18:52:58 -08:00
• 1084278f34
  
  reg_alloc: add writes to rename table Jacob Lifshay 2025-02-11 19:19:06 -08:00
• 64566f718f
  
  update fayalite to latest git Jacob Lifshay 2025-02-11 16:05:14 -08:00
• 294e979848
  
  tests/reg_alloc: remove simulator debug output Jacob Lifshay 2025-02-06 21:31:05 -08:00
• 7efcd872b5
  
  working on reg_alloc Jacob Lifshay 2025-02-06 21:28:30 -08:00
• 88eff5952b
  
  working on reg_alloc -- wire up free_regs_tracker.alloc_out Jacob Lifshay 2025-01-15 19:47:00 -08:00
• 9781f1f4c5
  
  update to latest fayalite to include bug fix libre-chip/fayalite#16 Jacob Lifshay 2025-01-15 19:14:31 -08:00
• 5f7766777a
  
  working on reg_alloc -- selected_unit_nums should be correct now Jacob Lifshay 2025-01-12 22:11:44 -08:00
• 89717f8916
  
  update to latest version of fayalite Jacob Lifshay 2025-01-09 23:36:23 -08:00
• 24a8b4b71b
  
  update fayalite to latest git Jacob Lifshay 2025-01-09 19:39:25 -08:00
• 12481cfab3
  
  start debugging reg_alloc with simulator Jacob Lifshay 2024-12-20 00:26:16 -08:00
• bf34dee043
  
  update to fayalite commit 9b06019bf54303e51989484a0cfa1641b0e9d543 Jacob Lifshay 2024-12-18 22:36:08 -08:00
• 1761d7094e
  
  update to latest fayalite and match rust version Jacob Lifshay 2024-12-15 20:32:27 -08:00
• b51109f4f6
  
  WIP implementing reg_alloc Jacob Lifshay 2024-11-05 17:34:31 -08:00
• 1a72425156
  
  update fayalite dependency Jacob Lifshay 2024-11-05 17:33:24 -08:00
• 265b5a9cec
  
  add repository to cache key Jacob Lifshay 2024-10-30 20:57:17 -07:00
• 4c94f5d91a
  
  split deps out into separate job with cache and build z3 4.13.3 Jacob Lifshay 2024-10-16 17:03:58 -07:00
• e5f59939cc
  
  remove now-unnecessary memory-based parallelism limiting Jacob Lifshay 2024-10-15 23:51:41 -07:00
• a305ad51b2
  
  reduce formal proof depth to avoid z3 eating all our memory Jacob Lifshay 2024-10-15 23:50:51 -07:00
• b54e40561f
  
  limit parallelism based on available memory too Jacob Lifshay 2024-10-15 20:46:37 -07:00
• aaa2cb193e
  
  add formal proof for unit_free_regs_tracker Jacob Lifshay 2024-10-15 02:25:35 -07:00
• cb5855589f
  
  WIP adding register allocator Jacob Lifshay 2024-10-14 21:19:45 -07:00
• d0aa86e335
  
  add forgejo CI Jacob Lifshay 2024-10-14 16:30:55 -07:00
• d7f62737f2
  
  add license headers Jacob Lifshay 2024-10-14 16:28:13 -07:00
• 30c02e2b98
  
  add scripts/check-copyright.sh Jacob Lifshay 2024-10-14 16:25:42 -07:00
• f65fc1d616
  
  add more register stuff Jacob Lifshay 2024-10-13 01:37:36 -07:00
• 1a44fcc609
  
  update fayalite dependency Jacob Lifshay 2024-10-11 17:34:12 -07:00
• 4c3dd128a3
  
  WIP: adding micro ops Jacob Lifshay 2024-10-10 22:57:11 -07:00
• 0f4f067996
  
  start adding cpu data types Jacob Lifshay 2024-10-08 20:22:15 -07:00